

ATOM Family

BM-ATOM1.1-V1.0



Brief Manual of ATOM1.1 Family

4-bit Microcontrollers with Reduced 8051 Architecture

V1.0 October 2008

- CORERIVER Semiconductor reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time.
- CORERIVER shall give customers at least a three month advance notice of intended discontinuation of a product or a service through its homepage.
- Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
- The CORERIVER products listed in this document are intended for usage in general electronics applications. These CORERIVER products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury.



www.coreriver.com (E-mail: tech@coreriver.com)

Contents

Preliminary

- 1. Product Overview
- 2. Features
- 3. Block Diagram
- 4. Pin Configurations
- 5. Pin Descriptions
- 6. Function Descriptions
 - CPU Descriptions
 - Memory Organization
 - SFR Map and Description
 - Instruction Set Summary
 - CPU Timing
 - Peripheral Descriptions
 - I/O Ports
 - Clock Configuration
 - Carrier Frequency Generation
 - LVD (Low Voltage Detector)
 - WDT (Watchdog Timer)
 - Reset Circuit
 - Power Management
 - IAP (In Application Programming)

- 7. Absolute Maximum Ratings
- 8. DC Characteristics
- 9. AC Characteristics
- 10. Package Dimensions
- 11. Product Numbering System
- 12. Supporting Tools

13. Appendix

- A. Instruction Set
- **B.** SFR Descriptions
- C. Update History



1. Product Overview



◆ ATOM1.1 Family - GC49C501G1 Series (Low Cost, Low Power Application MCU)

Product	Mask-ROM (byte)	FLASH (byte)	EEPROM (byte)	RAM (Nibble)	Volt (V)	Freq. (MHz)	T/C (16bits)	Serial I/O	WDT	REM Output	IR. LED Drive Tr.	I/O Pins	Package	Others	Available Time
GC49C501G1-SO24I	-	1K	(128)	64	1.8~5.5	10 (5)	1	-	1	1	Yes	18 (20)	24-SOIC	POR/LVD Ring OSC ISP/IAP	NOW
GC49C501G1-SJ20I	-	1K	(128)	64	1.8~5.5	10 (5)	-	-	1	1	Yes	14 (16)	20-SOIC (JEDEC)	POR/LVD Ring OSC ISP/IAP	NOW
GC41C501G1-SO24I	1K	-	-	64	1.8~5.5	10 (5)	1	-	1	1	Yes	18 (20)	24-SOIC	POR/LVD Ring OSC	NOW
GC41C501G1-SJ20I	1K	-	-	64	1.8~5.5	10 (5)	-	-	1	1	Yes	14 (16)	20-SOIC (JEDEC)	POR/LVD Ring OSC	NOW

 $^{^{*}}$ Max. operating frequency of ATOM1.1 family is 5 MHz when VDD is less than 2.7 V.



ATOM1.0 Family

[3]

^{*} User may use part of program area (128 bytes) as EEPROM, which can be modified by IAP function during S/W operation.

2. Features

Preliminary

- CPU
 - √ 4-bit reduced 8051 architecture
 - Continuous program addressing, not paged.
 - √ 51 instructions including push, pop and logic inst.
 - ✓ Instruction cycle : F_{sys}/6
 - Multi-level subroutine nesting with RAM based stack.
- On-chip Memories
 - ✓ FLASH: 1024 bytes (including 128 EEPROM)
 - ✓ RAM: 64 nibbles (including stack)
- ISP (In System Programming) of FLASH
- IAP (In Application Programming) of FLASH
- I/O Ports
 - ✓ P0 : 4-bit parallel I/O (Open drain output)
 - ✓ P1 : Parallel I/O (Open drain output)
 4-bit for 24-pin, 2-bit for 20-pin.
 - P2, P3: 4-bit parallel/bit-selectable I/O (Open drain output)
 - ✓ P4 : 2-bit Parallel I/O (Open drain output). for 24-pin packages.

- REM output (Remote control transmitter)
 - Built-in Transistor for I.R. LED Drive
 - \checkmark I_{OI} = 300 mA (Max.) at V_{DD} = 3V and V_O = 0.4V
- Carrier Pulse Generation: 7 types
- Built-in Oscillator
 - ✓ Crystal/Ceramic resonator
 - ✓ Internal oscillator : 8MHz
- Built-in Reset
 - ✓ Power-on Reset, Power-fail Reset
 - ✓ WDT (Watch-Dog Timer) Reset
 - Clock switching reset
- Power Management
 - ✓ Power-down (stop) mode
 - Release stop by input changes
 - ✓ Sleep mode



2. Features


Preliminary

- Power Consumption
 - ✓ Stop mode : < 0.1uA (Typ.) at 2.0V 1 uA (Max.) at 5.0V
 - ✓ Normal mode : 400 uA (Typ.) at 2.0V, $F_{SYS} = 4 \text{ MHz}$
- Operating frequency vs. voltage
 - \checkmark Max. F_{OSC}= 10 MHz (2.7 V \le V_{DD} \le 5.5V)
 - \checkmark Max. F_{OSC} = 5 MHz (1.8 V \le V_{DD} < 2.7V)
- ◆ Operating temperature : -20 °C ~ 85 °C
- ESD protection up to 2,000V
- Latch-up protection up to ±200mA
- Package
 - ✓ 24-pin SOIC
 - √ 20-pin SOIC



3. Block Diagram (24-PIN)

Preliminary






ATOM1.0 Family

3. Block Diagram (20-PIN)

Preliminary







ATOM1.0 Family

4. Pin Configurations

Preliminary





[24-SOIC]



5. Pin Description (20-pin/24-pin)

Symbol	Direction	Description	Remark
V_{DD}	Power	Power Supply	
V _{SS}	Power	Ground	
REM	Output	Output for IR LED drive Transistor. The transistor is n-channel device.	
TV _{SS}	Power	Ground for IR LED drive Transistor	
XI	Input	Input to the inverting oscillator amplifier.	
ХО	Output	Output from the inverting oscillator amplifier.	
P4[3:2]	Input/Output	Parallel Input/Output port (Only for 24-pin packages) Each bit can be individually set or cleared. Schmitt Trigger input and open-drain output with internal pull-up TR.	
P0[3:0]	Input/Output	Parallel Input/Output port. Schmitt Trigger input and open-drain output with internal pull-up TR. The STOP mode is released by "L" input of each pin.	
P1[1:0]	Input/Output	Parallel Input/Output port. Schmitt Trigger input and open-drain output with internal pull-up TR. The STOP mode is released by "L" input of each pin.	
P1[3:2]	Input/Output	Parallel Input/Output port (Only for 24-pin packages) Schmitt Trigger input and open-drain output with internal pull-up TR. The STOP mode is released by "L" input of each pin.	
P2[3:0]	Input/Output	Parallel Input/Output port. Each bit can be individually set or cleared. Schmitt Trigger input and open-drain output with internal pull-up TR. P2 can be configured as a push-pull output port. P2[0] and P2[1] are also used for ISP of FLASH memory.	
P3[3:0]	Input/Output	Parallel Input/Output port. Each bit can be individually set or cleared. Schmitt Trigger input and open-drain output with internal pull-up TR.	



ATOM1.0 Family

[9]

6.1. Memory Organization

Preliminary

Address Space


- Program memory: 1K Bytes.
 Continuously addressed by Byte.
- Indirect data memory: 64 Nibbles.
 Bit accessible.
- Special function registers : 16 Registers.
 Directly addressed.
- ✓ Indirect function flags : 16 bits. Bit position is selected by DPL.

[Program Memory Map]



[Special Function Register Map]

0CH	P3	CKCFG	IOCFG	-
08H	P2	IAPCON	GDL	GDH
04H	P1	REMC	SPL	SPH
00H	P0	P4	DPL	DPH



[Indirect Function Flag Map]

15	14	13	12	11	10	9	8
STOP	SLEEP	WDTE	WDTR	MAP1	MAP0	P4.2	P4.3
7	6	5	4	3	2	1	0
P3.3	P3.2	P3.1	P3.0	P2.3	P2.2	P2.1	P2.0



ATOM1.0 Family [10]

6.2. SFR Brief Description

Preliminary

Register	Address	Description	Power-On Reset Value	Other Reset Value
P0	00H	Port 0 output register.	1111	1111
P4	01H	Port 4 output register.	1111	1111
DPL	02H	The low nibble of data pointer (DPTR).	0000	0000
DPH	03H	The high nibble of data pointer (DPTR).	00	00
P1	04H	Port 1 output register.	1111	1111
REMC	05H	REM output control register.	0000	0000
SPL	06H	The low nibble of stack pointer (SP).	1111	1111
SPH	07H	The high nibble of stack pointer (SP).	01	01
P2	08H	Port 2 output register.	1111	1111
IAPCON	09H	IAP (In Application Programming) Control register. Can be accessed only if MAP1 is set and MAP0 is cleared.	0000	0000
GDL	0AH	The low nibble of general purpose data register	0000	0000
GDH	0BH	The high nibble of general purpose data register	0000	0000
P3	0CH	Port 3 output register.	1111	1111
CKCFG	0DH	The clock configuration register. Initialized only by power-on-reset.	0000	uuuu
IOCFG	0EH	The I/O port configuration register. Initialized only by power-on-reset.	0000	uu0u
-	0FH	Reserved		

^{-:} Unimplemented bit. Read as 0.

u: Remains unchanged.



ATOM1.0 Family

[11]

6.2. Indirect Function Flag (IFF) Description

Preliminary

- ◆ Indirect Function Flag (IFF)
 - ✓ Write only, access using the instructions: MOV L, #n, SETB @L, CLR @L
 - ✓ The individual set/clear of ports is available only if the package type supports corresponding parallel port.

Flag	Address (DPL)	Description	Reset Value		
STOP	15	Enter stop mode. Not set until all pins of P0 and P1 are high.	0		
SLEEP	14	Enter sleep mode. Released by WDT reset.			
WDTE	13	Enable flag of WDT. If this flag is cleared, WDT stops running and holds the state. This flag can be modified if and only if MAP1 bit is set and MAP0 bit is cleared. This flag is also set by H/W when user sets SLEEP flag or writes IAPCON SFR.	1		
WDTR	12	Reset Watch Dog Timer. Set by S/W. Cleared by H/W after WDT is reset.	0		
MAP1	11	Address map extension bit 1 for SFR/IFF.	0		
MAP0	10	Address map extension bit 0 for SFR/IFF. Do not set this flag for the future compatibility.	0		
P4.2	9	Individual bit set/clear for P4	1		
P4.3	8	Individual bit set/clear for P4	1		
P3.3	7	Individual bit set/clear for P3	1		
P3.2	6	Individual bit set/clear for P3	1		
P3.1	5	Individual bit set/clear for P3	1		
P3.0	4	Individual bit set/clear for P3	1		
P2.3	3	Individual bit set/clear for P2	1		
P2.2	2	Individual bit set/clear for P2	1		
P2.1	1	Individual bit set/clear for P2	1		
P2.0	0	Individual bit set/clear for P2	1		



ATOM1.0 Family

[12]

6.3. Instruction Set Summary (1/2)

Preliminary

Refer to Appendix A (Instruction Set) for more details.

Туре	Instruction	Description
Arithmetic	ADD A, #data INC A DEC A ADD A, @DP ADDC A, @DP SUB A, @DP INC @DP DEC @DP	Add data to ACC. Increment ACC. Decrement ACC. Add the indirect memory nibble to ACC. Add the indirect memory nibble to ACC with the Carry in C. Subtract the indirect memory nibble from ACC. Increment the indirect memory nibble. Decrement the indirect memory nibble.
Logical	CLR A CPL A RRC A ANL A, @DP ORL A, @DP XRL A, @DP	Clear ACC. Complement ACC. Rotate right ACC with Carry flag. Logical AND for ACC and the indirect memory nibble. Logical OR for ACC and the indirect memory nibble. Logical Exclusive-OR for ACC and the indirect memory nibble.
Data Transfer	MOV dir, A MOV A, dir MOV A, @DP MOV A, #data MOV L, @DP MOV @DP, A MOVI @DP, A MOVD @DP, A XCH A, @DP MOVI @DP, #data MOV L, #data MOV H, #data PUSH A POP A	Move ACC to the special function register. Move the special function register to ACC. Move the indirect memory nibble to ACC. Move data to ACC. Move the indirect memory nibble to DPL. Move ACC to the indirect memory nibble. Move ACC to the indirect memory nibble and increment the data pointer (DPH,DPL). Move ACC to the indirect memory nibble and decrement the data pointer (DPH,DPL). Exchange ACC and the indirect memory nibble. Move data to the indirect memory nibble and increment the data pointer (DPH,DPL). Move data to DPL. Move data to DPH. Push ACC to stack. Pop stack to ACC.



ATOM1.0 Family

[13]

6.3. Instruction Set Summary (2/2)

Preliminary

Refer to Appendix A (Instruction Set) for more details.

Туре	Instruction	Description
Branch	CJNE @DP, #data, rel CJNE L, #data, rel CJNE A, dir, rel CJNE A, @DP, rel CJLE A, @DP, rel CJNE A, #data, rel DJNZ A, rel JB bit, rel JNB bit, rel JC rel JNC rel JMP addr CALL addr RET NOP	Jump if the indirect memory nibble is not equal to the data. Jump if DPL is not equal to the data. Jump if ACC is not equal to the special function register. Jump if ACC is not equal to the indirect memory nibble. Jump if ACC is less than or equal to the indirect memory nibble. Jump if ACC is not equal to the data. Decrement ACC. Jump if the result is not zero. Jump if the indirect memory bit is 1. Jump if the indirect memory bit is 0. Jump if C is 1. Jump if C is 0. Jump to given address. Call subroutine. Return from subroutine. No operation.
Bit & Misc.	SETB @L CLR @L SETB bit CLR bit SETB C CLR C INC DPTR DEC DPTR	Set the indirect function flag. Clear the indirect function flag. Set the indirect memory bit. Clear the indirect memory bit. Set Carry flag. Clear Carry flag. Increment the data pointer. Decrement the data pointer.




ATOM1.0 Family

[14]

6.4. CPU Timing

Preliminary

- CPU takes 6 clocks for a machine cycle.
- ◆ Any instruction except branch instructions completes in one machine cycle.
- ◆ All branch instruction consumes 2 machine cycles whether the branch is taken or not.
- ◆ The state of SFR, I/O ports, or IFF flags changes at the end of an instruction (S6).






ATOM1.0 Family

[15]

6.5. I/O Ports: PORT0 ~ PORT4

Preliminary

- All ports are initialized asynchronously on power-up.
- Pull-up enable and input by default (reset).
- Open drain active low output.
- ◆ P2[3:0] may be configured as push-pull output port.
- CPU always write to SFR register, but reads port pin.
- Retains the previous state in stop mode or sleep mode.





ATOM1.0 Family

[16]

6.5. I/O Ports: Mapping

Preliminary


- ◆ IOCFG
 - ✓ This SFR is initialized to default state only by power-onreset. Only the P2OEN bit is cleared by other resets.
- ✓ IOCFG (0Eh) : I/O Port Configuration Register

IOMAP1	IOMAP0	P2OEN	=
R/W(0)	R/W(0)	R/W(0)	R/W(0)

- P2OEN : Configure P2 as a push-pull output port .
- IOMAP[1:0] : Configure I/O ports mapping .

IOMAP 1	IOMAP0	Ports Mapping	
0	0	Default.	
0	1	Optional 20-pin I/O Port Mapping	
1	0	Optional 24-pin I/O Port Mapping	
1	1	Reserved	

XI/XO






ATOM1.0 Family

[17]

Preliminary

6.5. I/O Ports: I/O Mapping

- User may select I/O port mapping by setting IOCFG SFR.
- The functionality of each I/O pins is the same for any mapping.
- ◆ This configuration option is useful when the pin-to-pin compatibility with existing devices is essential.



CORERIVER

ATOM1.0 Family

[18]

6.6. Clock Configuration


Preliminary

- ◆ Two System Clock Sources: Internal Ring OSC. or External Resonator/Crystal
- Default System Clock is Ring OSC.
- ♦ When user changes the clock source (XT/RG bit), internal reset is generated.
- Internal reset does not affect CKCFG.
- The configuration SFR (CKCFG) is initialized by power-on reset.
- User may change clock frequency during operation by changing divide option.

✓ CKCFG (0Dh): The clock configuration register.

XT/RG	DIV2	DIV1	DIV0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

- XT/RG: System clock source selection.
 - 0 = Internal Ring oscillator is selected as system clock. External clock osc. is disabled.
 - 1 = External clock is selected as system clock.
 Internal Ring oscillator is disabled.
 Do not set this bit for 8-pin devices.
- DIV[2:0] : System clock divider selection.



DIV2	DIV1	DIV0	F_{SYS}
0	0	0	F _{osc}
0	0	1	F _{osc} /2
0	1	0	F _{osc} /4
0	1	1	F _{osc} /8
1	0	0	F _{osc} /16
1	0	1	F _{osc} /32
1	1	0	F _{osc} /64
1	1	1	ı




ATOM1.0 Family


[19]


6.6. Clock Configuration: Guideline

Preliminary

- Resonator/ Crystal Oscillator
- •
- Oscillator Module
- ♦ Internal Ring Oscillator







CORERIVER

ATOM1.0 Family

[20]

6.7. Carrier Frequency Generation

Preliminary

Support 7 types of carrier frequency.


✓ **REMC** (05h) : The REM Output Control Register.

REME	PG2	PG1	PG0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

• PG[2:0] : Carrier Frequency Selection.

• REME : REM Output Enable.

REME	PG2	PG1	PG0	Transmission Control (REMI)
0	Х	Х	Х	0 (Disable)
1	0	0	0	$1/T = F_{SYS}/12$, $T1/T = 1/3$
1	0	0	1	$1/T = F_{SYS}/8$, $T1/T = 1/2$
1	0	1	0	$1/T = F_{SYS}/12$, $T1/T = 1/4$
1	0	1	1	1 (No Carrier)
1	1	0	0	$1/T = F_{SYS}/12$, $T1/T = 1/2$
1	1	0	1	$1/T = F_{SYS}/8$, $T1/T = 1/4$
1	1	1	0	$1/T = F_{SYS}/11$, $T1/T = 4/11$
1	1	1	1	1 (No Carrier)





ATOM1.0 Family


[21]

6.7. Carrier Frequency Generation

Preliminary

Waveform Example

- ✓ REM output is the inverse of REMI*
- ✓ Since the IR. LED drive transistor in ATOM is a N-Type, IR. LED is turned on when REMI* is high.






ATOM1.0 Family


[22]

Preliminary

6.8. POR & LVD: Power-On Reset

- On-chip power-on reset is a logical OR of RC-POR and LVD-POR
- RC-POR operates when the rising time of power (V_{DD}) is short.
- On-chip LVD
 - Provides power-on reset when the rising time of power is relatively long.
 - ✓ Power-on reset voltage is 1.7 V.
 - Provides power-fail reset when the power goes down below 1.6 V.
- After POR pulse is off, the internal clock stabilization counter starts to run, which lengthens power-on reset about 4.5 ms.






CORERIVER

ATOM1.0 Family


[23]

6.8. POR & LVD : Condition for power notch

Power-on-reset is independent of power-rising slope.



The cases of reset generation by VDD notch



When VDD fails for a short time, the duration of notch (T) has limitation like above for the successful POR operation.

The duration (T) will be changed by the VDD value and the transition time



ATOM1.0 Family

[24]

6.9. WDT (Watchdog Timer)

Preliminary

WDT

- ✓ Free running counter which resets CPU every 2¹⁷ system clock cycles.
- Although the counter length is fixed, WDT overflow period may vary according to the current frequency of system clock.
- ✓ WDT is halt in STOP mode or disabled by user.

WDT is reset by

- ✓ User S/W set WDTR bit in IFF[12]. WDTR bit is automatically cleared by H/W after WDT is reset.
- ✓ Internal reset caused by any source is activated.
- Entering SLEEP mode.
- ✓ Start of FLASH programming (erase/write) by IAP.

Run Control of WDT

- ✓ WDT may be disabled if WDTE flag in IFF[13] is cleared.
- When disabled WDT holds the state before.
- ✓ User can modify WDTE if and only if MAP1 flag in IFF[11] is set and MAP0 flag in IFF[10] is cleared.
- ✓ WDTE is set by internal reset and also set by H/W when user sets SLEEP flag in IFF[14] or writes IAPCON SFR.

Program Sequence to disable WDT

MOV L, #11

SETB @L ; Enable MAP1

MOV L, #13

CLR @L ; Disable WDT

MOV L, #11

CLR @L ; Disable MAP1

[Example of WDT Period]

XT/RG	DIV2	DIV1	DIV0	F _{OSC} (MHz)	F _{SYS}	WDT Period (ms)
1	0	1	1	3.64	F _{OSC} /8	288
0	0	0	0	7.28	F _{osc}	18
0	1	1	0	7.28	F _{osc} /64	1152



ATOM1.0 Family

[25]

6.10. Reset Circuit


Preliminary

Reset Sources

- ✓ Power-on Reset (POR) when Power-Up.
- ✓ Power-fail Reset
- ✓ STOP mode Wake-up by changes in input port P0 or P1.
- ✓ WDT Overflow for abnormal condition or SLEEP mode.
- ✓ Clock source change (State change of CKCFG[3]).

Device Reset Timer

- ✓ Once set, internal reset remains high until the DRT (Device Reset Timer) is expired.
- ✓ The reset time depends on the configuration of system clock in CKCFG SFR.
- ✓ For an instance, the period for 2^{12} is 9 ms when F_{SYS} is 455 KHz.
- ✓ Note that CKCFG is not affected by internal reset.
- ✓ For power-on reset, the reset time is about 10 ms.





ATOM1.0 Family

[26]

6.11. Power Management : 3 Modes

Preliminary

- Active Mode
 - ✓ CPU and peripheral are running.
- Sleep Mode
 - Only WDT is running.
 - ✓ I/O ports hold the state before sleep mode.
 - ✓ Wake-up by WDT overflow.
 - ✓ The longest period of WDT overflow is 1.1 second when the internal RING clock is used.
 - ✓ Device is reset.
- Stop Mode
 - ✓ All of the device function including external clock oscillator stops running.
 - ✓ I/O ports hold the state before stop mode.
 - ✓ Wake-up by input pin (P0, P1) changes.
 - Device is reset.



ATOM1.0 Family

[27]

6.12. In Application Programming (IAP)

Preliminary

In Application Programming

- User S/W can read or modify specific regions of FLASH with IAP function during operation.
- ✓ The EEP0/1 regions may be used as program memory or data memory.
- CPU is halt during IAP and continues execution after IAP from the next instruction which set IAPCON.
- ✓ It takes 6 system clocks to read a byte with IAP.
- ✓ It takes about 2 ms to write(erase) a byte with IAP.
- ✓ When user attempts to write IAPCON, WDTE bit in IFF[13] is also set.
- ✓ If IAP operation is erase or write, WDT is reset before the programming is started.

IAP Related SFR

- ✓ DPH / DPL : Least significant 6-bit address for IAP.
- ✓ GDH / GDL : 8-bit data buffer for read or write by IAP.
- ✓ IAPCON: IAP control SFR. Automatically cleared to zero after IAP is done.

IAP Enable Condition

- ✓ IAP can not erase or write INFO region.
- ✓ IAPCON can be written if and only if
 - MAP0 bit in IFF[10] is cleared,
 - MAP1 bit in IFF[11] is set,
 - and corresponding bit in CFGWD[2:1] is set.
- ✓ When IAP is blocked by above condition, "MOV IAPCON, A" instruction is like "NOP" instruction.

✓ IAPCON (09h) : IAP Control Register

RGS1	RGS0	OPS1	OPS0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

- RGS[1:0] : Select IAP region
- OPS[1:0] : Select IAP function

RGS1	RGS0	IAP Region
0	0	EEP0 (0x1C0 ~ 0x1FF)
0	1	EEP1 (0x3C0 ~ 0x3FF)
1	0	INFO (0x0 ~ 0x7)
1	1	Reserved

OPS1	OPS0	IAP Function
0	0	No operation
0	1	Byte Read
1	0	Byte Erase
1	1	Byte Write



ATOM1.0 Family

[28]

6.12. In Application Programming (IAP)

Preliminary


Electrical Characteristic of IAP

- Note that the program time depends on the configuration of system clock frequency.
- ✓ If the system clock frequency is out of IAP range, user need to change F_{SYS} before and after IAP by configuring CKCFG SFR.

Parameter	Symbol	MIN	TYP	MAX	Unit
Power Supply Voltage	V _{DD}	2.7	-	5.5	٧
System Clock Frequency	F _{SYS}	5	8	11	MHz
Write /Erase Time	Тр	1.5	2.0	3.3	ms

FLASH Regions

✓ EEPROM area is a part of program memory.



Information Region

ADDRESS	0	1	2	3	4	5	6	7
Mnemonic	CFGWD							

- ✓ The first byte contains CFGWD
- ✓ May be used to store user ID, or checksum, etc.
- Only the full chip erase function of ISP can erase this region.

CFGWD : Configuration Word

- ✓ CFGWD[0] (ISP_LOCK) : Disable read, write, or erase by ISP except the full chip erase.
- ✓ CFGWD[1] (IAP_RE): Enable read by IAP.
- ✓ CFGWD[2] (IAP_PE) : Enable write or erase by IAP.



ATOM1.0 Family

[29]

7. Absolute Maximum Ratings

Preliminary

Absolute Maximum Ratings

Symbol	Parameter	Rating	Unit
V_{DD}	DC supply voltage	-0.5 to 6.5	V
V_{IN}	DC input voltage	-0.5 to V _{DD} +0.5	V
V _{OUT}	DC output voltage	-0.5 to V _{DD} +0.5	V
т	DC authorit high animont	One I/O pin active : -25	mA
I_{OH}	DC output high current	All I/O pin active : -100	mA
т	DC output loss granent	One I/O pin active : 30	mA
I_{OL}	DC output low current	All I/O pin active: 150	mA
T _{STG}	Storage temperature	-55 to 125	°C

Recommended Operating Conditions

Symbol	Parameter	Parameter Rating	
V_{DD}	DC supply voltage	1.8 to 5.5	V
T _A	Industrial temperature range	-20 to 85	°C



ATOM1.0 Family

[30]

8. DC Characteristics

Preliminary

* TA = = -20 °C \sim +85 °C, V_{DD} = 1.8V \sim 5.5V unless otherwise specified.

D	C b all	Di-	0		l lmit		
Parameter	Symbol	Pin	Conditions	Min.	Тур.	Max.	Unit
Input Low Voltage	V_{IL1}	P0, P1 ,P2 ,P3	V _{DD} = 1.8V~5.5V	-0.5	-	0.2V _{DD} -0.1	٧
Input high Voltage	V_{IH1}	P0, P1 ,P2 ,P3	V _{DD} = 1.8V~5.5V	0.2V _{DD} +1.0	-	V _{DD} +0.5	V
Input High Leakage Current	${ m I_{IH}}$	All pins except XI, XO	$V_{IN} = V_{DD}$	-1	-	+1	μА
Output Low Voltage	V _{OL}	P0, P1, P2, P3	$I_{OL} = 20 \text{mA } @V_{DD} = 5 \text{V}$ ($I_{OL} = 3 \text{mA } @V_{DD} = 2.2 \text{V}$)	-	-	0.3V _{DD}	V
Output Low Voltage	V _{OL2}	REM	I _{OL2} = 280mA @V _{DD} =3V	-	-	0.4	V
Output High Voltage	V _{OH}	P2 (Configured as push-pull output)	I_{OH} = -0.5mA @V _{DD} =5V	0.7V _{DD}	-	-	V
Output High Voltage	V _{OHP}	Pull-up current	I_{OHP} = -40uA @V _{DD} =5V (I_{OHP} = -15uA @V _{DD} =2.2V)	0.7V _{DD}	-	-	V
Pin Capacitance	C _{IO}	All	$V_{DD} = 5V$	-	10	-	pF




ATOM1.0 Family

9. AC Characteristics

Preliminary

* TA = -20 °C \sim +85 °C unless otherwise specified. TBD = To Be Determined.

Parameter :	C. mahal	Div	0 1111		l lmit		
	Symbol	Pin	Conditions	Min.	Тур.	Max.	Unit
Oscillator Frequency (Internal Clock)	_		$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$	1		10	
	F _{osc}		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$	-		5	MHz
Oscillator Frequency	- 1	SC XI, XO	$2.7~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$	-	-	10	MILL
(External Clock) Fosc	Fosc		$1.8 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$	-	-	5	MHz
System Frequency	F _{SYS}		$1.8~\textrm{V} \leq \textrm{V}_\textrm{DD} \leq 5.5~\textrm{V}$	1/64	-	1	F _{osc}
External Input Width	t _{INT}	P0, P1, P2, P3, P4	$1.8~V \le V_{DD} \le 5.5~V$	12	-	-	F _{SYS}







ATOM1.0 Family

[32]

10. Package Dimensions









[24-SOIC]

Symbol	Dimension in Inches			Dimension in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
A	0.094	0.098	0.102	2.40	2.50	2.60
A ₁	0.004	0.008	0.012	0.10	0.20	0.30
b	0.014	0.017	0.019	0.36	0.42	0.49
D	-	0.550	-	-	13.97	-
E	0.291	0.295	0.299	7.40	7.50	7.60
H _D	0.598	0.606	0.614	15.20	15.40	15.60
HE	0.398	0.406	0.413	10.10	10.30	10.50
L	0.004	0.010	0.016	0.10	0.25	0.40
а	0°	-	8°	0°	*	8°
e	0.050 BSC			1.27 BSC		

- Notes:
 1. Dimension D & E include mold mismatch and are determined at the mold





[20-SOIC (JEDEC)]

Symbol	Dimension in Inches			Dimension in mm		
	Min.	Nom.	Max.	Min.	Nom.	Max.
Α	1	-	0.106	-	-	2.7
Α,	0.004	-	,	0.1	,	-
b	0.013	0.016	0.020	0.324	0.4	0.51
E	0.264	0.295	0.324	6.71	7.5	8.23
H _D	0.495	0.504	0.512	12.57	12.8	13
H _F	0.394	0.406	0.419	10.0	10.3	10.643
L	0.016	-	0.052	0.406	-	1.32
а	0°	-	8°	0°		8°
e	0.050 BSC			1.27 BSC		

- Notes:

 1. Dimension D & E include mold mismatch and are determined at the mold parting line.

 2. General appearance spec. should be based on final visual inspection spec.



ATOM1.0 Family

[33]

11. Product Numbering System

Preliminary

```
XX
                                    X X X
                                                    X
                                                                                      X X X
General Core
                                                             Version
                                                             0-9 = Revision
P = Power position
MCU Series
                                                                                                               P = Pb-Free
      Core Type
                                                                                                         Temperature
         = 4 bits
                                                                                                             = 0^{\circ}C \sim 70^{\circ}C
         = 8 bits
                                                                                                              = -20°C ~ 85°C
      16 = 16 bits
                                                                                                              = -40^{\circ}C \sim 85^{\circ}C
     32 = 32 \text{ bits}
                                                                                                              = -40^{\circ}C \sim 125^{\circ}C
                                                                                                         Α
         ROM Type
                                                                                              Package Pins
         0 = ROMless
         1 = Mask ROM
         7 = EPROM
                                                                                 Package Type
         8 = EEPROM
                                                                                 P = PDIP
                                                                                                 TS = TSSOP
                                                                                                                   DF = DFN
         9 = FLASH
                                                                                 SP = SPDIP
                                                                                                 LQ = LQFP
                                                                                                                   ML = MLF
                                                                                 PL = PLCC
                                                                                                 MQ = MQFP
                                                                                                                   WL = WLCSP
                                                                                    = SOP/SOICTQ = TQFP
                                                                                                                   W = Wafer Biz.
           Operating Voltage
                                                                                                 CO = COB
                                                                                                                      = Chip Biz.
                                                                                 SS = SSOP
                = Common
                  (1.8V \sim 5.5V)
                = Low Voltage
                                                                          Custom ROM Code
                  (1.2V \sim 2.7V)
                                                        Application
                                                                          (Option)
                                                            = General
                  ROM Size
                                                            = ADC
                  320 = ROMIess
                                                            = RCLK Calibration
                  500 = 2KB
                                                            = Battery
                  501 = 1KB
                                                            = LCD
                                                        L
                  510 = 4KB
                                                        U
                                                            = USB
                  520 = 8KB
                                                        Р
                                                            = Printer
                  54X = 16KB
                                                        Ε
                                                            = Edu./Toy
                  58X = 32KB
                                                        т
                                                            = Telecom
                  59X = 64KB
                                                            = Home Application
```




ATOM1.0 Family

[34]

12. Supporting tools

Preliminary





ATOM1.0 Family

[35]

Appendix A : Instruction Set (1/19)

Preliminary

Abbreviations and Symbols

Symbol	Description	Symbol	Description	
PC	The program counter.	(PC)	The contents of PC.	
Α	The accumulator register (ACC).	(A)	The contents of ACC.	
С	The carry flag.	(C)	The contents of C.	
SP	The stack pointer register. Concatenation of SPH and SPL.	M[SP]	The contents of RAM addressed by SP.	
(DP)	The contents of DPTR.	(SP)	The contents of SP.	
DP	The data pointer register (DPTR). Concatenation of DPH and DPL.	M[DP]	The contents of RAM addressed by DPTR.	
Н	The high nibble of the data pointer (DPH).	(H)	The contents of DPH.	
L	The low nibble of the data pointer (DPL).	(L)	The contents of DPL.	
F[L]	The contents of indirect function flag (IFF) addressed by DPL.	rel	8-bit signed displacement value for relative branch (-128 \leq rel \leq 127).	
#data	4-bit data operand	addr	12-bit absolute branch address.	
dir	4-bit direct address of SFRs $(0 \le dir \le 15)$	R[dir]	The contents of SFR or read value of ports.	
bit	2-bit pointer of the bit in data memory addressed by DPTR ($0 \le bit \le 3$).	M[DP].bit	The value of memory bit which is addressed by DPTR and bit.	
@	Prefix for indirect address	Pm.n	Value of bit n of I/O port m.	
\leq	Less than or equal to		Value of PC for current instruction.	
←	Transfer	\leftrightarrow	Exchange	
=	Equal to	#	Not equal to	
>	Greater than	<	Less than	
+	Addition	-	Subtraction	
&	Bitwise logical AND	I	Bitwise logical OR	
^	Bitwise logical Exclusive-OR	~	Bitwise logical complement	
{b,b}	Concatenation of bits			



ATOM1.0 Family

[36]

Appendix A: Instruction Set (2/19)

Preliminary

OPCODE Map

H	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	NOP	SETB C	PUSH A	POP A	INC DPTR	DEC DPTR	INC @DP	DEC @DP	ADD A, @DP	ADDC A, @DP	CPL A	SUB A, @DP	ANL A, @DP	ORL A, @DP	XRL A, @DP	RRC A
1	CLR C	INC A	ADD A,	#data												DEC A
2	MOV L,	#data														
3	MOV H,	#data														
4	MOVI @DP, #data															
5	CLR A MOV A, #data															
6	MOV dir, A															
7	MOV A,	dir														
8	MOV A, @DP	XCH A, @DP	MOV L, @DP	MOV @DP, A	MOVI @DP, A	MOV D @DP, A	CLR @L	SETB @L	CLR bit				SETB bi	t		
9	RET	DJNZ A, rel	CJNE A,@D P, rel	CJLE A,@D P, rel			JNC rel	JC rel	JNB bit,	, rel			JB bit, r	el		
Α	CJNE L, #data, rel															
В	CJNE @	DP, #data	ı, rel													
С	CJNE A,	#data, re	el													
D	CJNE A,	dir, rel														
E	JMP add	dr														
F	CALL ad	ldr														



ATOM1.0 Family

[37]

Appendix A: Instruction Set (3/19)

Preliminary

ADD A, #data		ADDC A, @DP	
Binary Code Description Operation Carry Flag Bytes Cycles Example	Adds the 4-bit data to the Accumulator. The result is stored in Accumulator. When adding unsigned integers, the carry flag indicates an overflow. (A) ← (A) + #data Set if a carry occurred, cleared otherwise. 1 1 CLR A ; Clear ACC	Binary Code Description Operation Carry Flag Bytes Cycles	Simultaneously adds the contents of indirect data memory, the carry flag and the Accumulator. The result is stored in Accumulator. When adding unsigned integers, the carry flag indicates an overflow. (A) ← (A) + M[DP] + (C) Set if a carry occurred, cleared otherwise. 1
	ADD A, #2 ; Add 2 to ACC. ACC contains 2.	Example	; Assumes M[DP] contains 2 and C is 1. MOV A, #8 ; Set ACC as 8.
ADD A, @DP Binary Code Description Operation Carry Flag Bytes Cycles Example	Adds the contents of indirect data memory to the Accumulator. The result is stored in Accumulator. When adding unsigned integers, the carry flag indicates an overflow. (A) ← (A) + M[DP] Set if a carry occurred, cleared otherwise. 1 1 ; Assumes M[DP] contains 2 MOV A, #8 ; Set ACC as 8. ADD A, @DP ; The result, 10 is stored in ACC.		ADDC A, @DP; The result, 11 is stored in ACC.
			4 TO 144 0 For 14 [20]

CORERIVER


ATOM1.0 Family

[38]

Appendix A: Instruction Set (4/19)

Preliminary

ANL A, @DP 0000 Binary Code 1100 ANL performs the bitwise logical-AND operation Description between the indirect data memory and ACC. The result is stored in Accumulator. Operation $(A) \leftarrow (A) \& M[DP]$ Carry Flag Not affected. Bytes 1 Cycles ; Assumes M[DP] contains 2 Example MOV A, #0xA ; Set ACC as 10. ANL A, @DP ; The result, 2 is stored in ACC.





ATOM1.0 Family

[39]

Appendix A: Instruction Set (5/19)

Preliminary

CJLE A, @DP, rel		CJNE @DP, #data, rel
Binary Code	1001 0011 rrrr rrrr	Binary Code 1011 dddd rrrrr rrrr
Description	Compares the contents of ACC and the indirect memory, and branches if the value in ACC is less than or equal to that in memory. The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of both operands are not affected by comparison. The carry flag is set if the contents are equal.	Description Compares the contents of the indirect memory and data in four low-order bits of opcode, and branches if their values are not equal. The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of indirect memory is not affected. The carry flag is set if the unsigned integer
Operation	$(PC) \leftarrow (PC) + 2$ IF (A) \leq M[DP] THEN (PC) \leftarrow (PC) + rel	value of M[DP] is less than the unsigned integer value of the data; otherwise, the carry is cleared.
Carry Flag	IF (A) = M[DP] THEN (C) \leftarrow 1 ELSE (C) \leftarrow 0.	Operation (PC) \leftarrow (PC) + 2 IF M[DP] \neq #data THEN (PC) \leftarrow (PC) + rel
Bytes	2	Carry Flag IF M[DP] < #data THEN (C) \leftarrow 1
Cycles	2	ELSE (C) \leftarrow 0.
Example	; Assumes M[DP] contains 11, ACC 5.	Bytes 2
	CJLE A, @DP, CMP_LE; Branches to CMP_LE; IF (A) > M[DP]	Cycles 2
CMP_LE: CMP_EQ:	JC CMP_EQ ; ; IF (A) < M[DP] ; IF (A) = M[DP]	Example ; Assumes M[DP] contains 2. CJNE @DP, #8, CMP_NE; Branches to CMP_NE ; IF M[DP] = 8 CMP_NE: JC CMP_LT ; Branches to CMP_LT ; IF M[DP] > 8
		CMP_LT: ; IF M[DP] < 8



ATOM1.0 Family [40]

Appendix A : Instruction Set (6/19)

Preliminary

CJNE A, #data, re		CJNE A, @DP, rel	
Binary Code	1100 dddd rrrr rrrr	Binary Code	1001 0010 rrrr rrrr
Description	Compares the contents of Accumulator and data in four low-order bits of opcode, and branches if their values are not equal. The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of ACC is not affected. The carry flag is set if the unsigned integer value of ACC is less than the unsigned	Description	Compares the contents of ACC and the indirect memory, and branches if their values are not equal. The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of both operands are not affected by comparison. The carry flag is set if the unsigned integer
Operation	integer value of the data; otherwise, the carry is cleared. (PC) \leftarrow (PC) + 2		value of ACC is less than the unsigned integer value of M[DP]; otherwise, the carry is cleared.
Operation	IF (A) \neq #data THEN (PC) \leftarrow (PC) + rel	Operation	(PC) ← (PC) + 2
Carry Flag	IF (A) < #data THEN (C) \leftarrow 1		IF (A) \neq M[DP] THEN (PC) \leftarrow (PC) + rel
, , ,	ELSE (C) ← 0.	Carry Flag	IF (A) < M[DP] THEN (C) \leftarrow 1
Bytes	2		ELSE (C) \leftarrow 0.
Cycles	2	Bytes	2
Example	; Assumes ACC contains 11.	Cycles	2
	CJNE A, #8, CMP_NE; Branches to CMP_NE	Example	; Assumes M[DP] and ACC contain 15. CJNE A, @DP, CMP_NE ; Branch is not taken.
CMP_NE:	::::::::::::::::::::::::::::::::::::		; IF (A) = M[DP]
_	; IF (A) > 8	CMP_NE:	JNC CMP_GT ; IF (A) \neq M[DP]
CMP_LT:	; IF (A) < 8	CMP_GT:	; IF (A) < M[DP] ; IF (A) > M[DP]



ATOM1.0 Family

Appendix A: Instruction Set (7/19)

Preliminary

CJNE A, dir, rel CJNE L, #data, rel Binary Code 1101 dddd rrrr rrrr Binary Code 1010 dddd rrrr Compares the contents of ACC and that of SFR Compares the contents of DPL and data in four Description Description addressed by four low-order bits of opcode, and low-order bits of opcode, and branches if their branches if their values are not equal. values are not equal. The branch destination is computed by adding The branch destination is computed by adding the signed relative-displacement in the the signed relative-displacement in the second byte of the instruction to the PC, after second byte of the instruction to the PC, after incrementing the PC to the start of the next incrementing the PC to the start of the next instruction. The contents of both operands are instruction. The contents of DPL is not affected. not affected by comparison. The carry flag is set if the unsigned integer The carry flag is set if the unsigned integer value of DPL is less than the unsigned value of ACC is less than the unsigned integer integer value of the data; otherwise, the carry value of the SFR; otherwise, the carry is cleared. is cleared. Operation $(PC) \leftarrow (PC) + 2$ Operation $(PC) \leftarrow (PC) + 2$ IF (A) \neq R[dir] THEN (PC) \leftarrow (PC) + rel IF (L) \neq #data THEN (PC) \leftarrow (PC) + rel IF (A) < R[dir] THEN (C) $\leftarrow 1$ Carry Flag Carry Flag IF (L) < #data THEN (C) \leftarrow 1 ELSE (C) \leftarrow 0. ELSE (C) \leftarrow 0. Bytes 2 **Bytes** 2 Cycles Cycles 2 Example ; Wait until P0 (Port 0) is 0xE. Example ; Looping with DPL MOV A, #0xE MOV L, #9 ; (L) ← 9 CJNE A, PO, . ; Self looping with "." LOOP_L: ; Operations in loop ; Operations in loop DEC DPTR ; (DP) \leftarrow (DP) - 1 CJNE L, #0, LOOP_L ; Repeat until (L) is 0.



ATOM1.0 Family

[42]

Appendix A: Instruction Set (8/19)

Preliminary

CLR @L		CLR C	
Binary Code	1000 0110	Binary Code	0001 0000
Description	Clears the indirect function flag	Description	Clears the carry flag.
	addressed by DPL.		This is the same as "ADD A, #0".
Operation	F[L] ← 0	Operation	$(A) \leftarrow (A) + 0$
Carry Flag	Not affected.	Carry Flag	(C) ← 0
Bytes	1	Bytes	1
Cycles	1	Cycles	1
Example	; Assumes P2 contains 0xF.	Example	CLR C
	MOV L, #1 ; (L) \leftarrow 1 CLR @L ; P2.1 \leftarrow 0		
	MOV A, #0xD ; (A) \leftarrow 13		
	CJNE A, P2, ERROR ; Check if P2.1 is 0.		
CLR A		CLR bit	
CLR A Binary Code	0101 0000	CLR bit Binary Code	1000 10bb
	0101 0000 Clears the accumulator.		Clears a bit in data memory addressed by
Binary Code		Binary Code	Clears a bit in data memory addressed by DPTR. The bit position of the nibble is obtained
Binary Code	Clears the accumulator.	Binary Code Description	Clears a bit in data memory addressed by DPTR. The bit position of the nibble is obtained by the least significant two bits of opcode.
Binary Code Description	Clears the accumulator. This is an abbreviation of MOV A, #0.	Binary Code Description Operation	Clears a bit in data memory addressed by DPTR. The bit position of the nibble is obtained by the least significant two bits of opcode. M[DP].bit ← 0
Binary Code Description Operation	Clears the accumulator. This is an abbreviation of MOV A, #0. (A) \leftarrow 0	Binary Code Description Operation Carry Flag	Clears a bit in data memory addressed by DPTR. The bit position of the nibble is obtained by the least significant two bits of opcode. M[DP].bit ← 0 Not affected.
Binary Code Description Operation Carry Flag	Clears the accumulator. This is an abbreviation of MOV A, #0. (A) ← 0 Not affected.	Binary Code Description Operation Carry Flag Bytes	Clears a bit in data memory addressed by DPTR. The bit position of the nibble is obtained by the least significant two bits of opcode. M[DP].bit ← 0 Not affected.
Binary Code Description Operation Carry Flag Bytes	Clears the accumulator. This is an abbreviation of MOV A, #0. (A) ← 0 Not affected.	Binary Code Description Operation Carry Flag Bytes Cycles	Clears a bit in data memory addressed by DPTR. The bit position of the nibble is obtained by the least significant two bits of opcode. M[DP].bit ← 0 Not affected. 1
Binary Code Description Operation Carry Flag Bytes Cycles	Clears the accumulator. This is an abbreviation of MOV A, #0. (A) ← 0 Not affected. 1	Binary Code Description Operation Carry Flag Bytes	Clears a bit in data memory addressed by DPTR. The bit position of the nibble is obtained by the least significant two bits of opcode. M[DP].bit ← 0 Not affected. 1 1 ; Assumes M[DP] contains 7.
Binary Code Description Operation Carry Flag Bytes Cycles	Clears the accumulator. This is an abbreviation of MOV A, #0. (A) ← 0 Not affected. 1	Binary Code Description Operation Carry Flag Bytes Cycles	Clears a bit in data memory addressed by DPTR. The bit position of the nibble is obtained by the least significant two bits of opcode. M[DP].bit ← 0 Not affected. 1 1 ; Assumes M[DP] contains 7.

Appendix A : Instruction Set (9/19)

Preliminary

CPL A		DEC A	
Binary Code	0000 1010	Binary Code	0001 1111
Description	Complements the contents of ACC.	Description	Decrements the contents of ACC.
Operation	(A) ← ~(A)		This is the same as "ADD A, #15".
Carry Flag	Not affected.		Carry is cleared when the borrow occurs; otherwise, carry is set.
Bytes	1	Operation	(A) ← (A) + 15
Cycles	1	Carry Flag	IF (A) = 0 THEN C \leftarrow 0
Example	MOV A, P0 ; (A) ← P0		ELSE C ← 1.
	CPL A ; ACC contains 1's ; complement of P0	Bytes	1
	, compenient of 10	Cycles	1
		Example	DEC A
DEC @DP		DEC DPTR	
Binary Code	0000 0111	Binary Code	0000 0101
Description	Decrements the value of data memory	Description	Decrements the data pointer.
	addressed indirectly by DPTR.	Operation	(DP) ← (DP) - 1
Operation	M[DP] ← M[DP] - 1	Carry Flag	Not affected.
Carry Flag	Not affected.	Bytes	1
Bytes	1	Cycles	1
Cycles	1	Example	; Assumes DPTR contains 0.
Example	DEC @DP		DEC DPTR ; By underflow, all bits ; of DPH and DPL are set.
			DEC DP ; This is also valid.



ATOM1.0 Family [44]

Appendix A: Instruction Set (10/19)

Preliminary

DJNZ A, rel		INC @DP	
Binary Code	1001 0001 rrrr rrrr	Binary Code	0000 0110
Description	Decrements the contents of ACC, and branches if the result is not zero.	Description	Increments the value of data memory addressed indirectly by DPTR.
	The branch destination is computed by adding the signed relative-displacement in the	Operation	$M[DP] \leftarrow M[DP] + 1$
	second byte of the instruction to the PC, after	Carry Flag	Not affected.
	incrementing the PC to the start of the next instruction.	Bytes	1
	Carry is cleared when the borrow occurs;	Cycles	1
	otherwise, carry is set.	Example	INC @DP
Operation	$(PC) \leftarrow (PC) + 2$ $(A) \leftarrow (A) - 1$		
	IF (A) \neq 0 THEN (PC) \leftarrow (PC) + rel	INC A	
		D: C I	0004
Carry Flag	IF (A) = 0 THEN (C) \leftarrow 0	Binary Code	0001 0001
Carry Flag	IF (A) = 0 THEN (C) \leftarrow 0 ELSE (C) \leftarrow 1.	Description	Increments the contents of ACC.
Carry Flag Bytes		•	Increments the contents of ACC. This is the same as "ADD A, #1".
Bytes Cycles	ELSE (C) ← 1. 2 2	•	Increments the contents of ACC.
Bytes	ELSE (C) ← 1. 2 2 MOV A, @DP	•	Increments the contents of ACC. This is the same as "ADD A, #1". Carry is set when the overflow occurs;
Bytes Cycles	ELSE (C) ← 1. 2 2	Description	Increments the contents of ACC. This is the same as "ADD A, #1". Carry is set when the overflow occurs; otherwise, carry is cleared.
Bytes Cycles	ELSE (C) ← 1. 2 2 MOV A, @DP DJNZ A, ACC_NZ	Description Operation	Increments the contents of ACC. This is the same as "ADD A, #1". Carry is set when the overflow occurs; otherwise, carry is cleared. (A) ← (A) + 1
Bytes Cycles Example	ELSE (C) ← 1. 2 2 MOV A, @DP DJNZ A, ACC_NZ	Description Operation	Increments the contents of ACC. This is the same as "ADD A, #1". Carry is set when the overflow occurs; otherwise, carry is cleared. (A) \leftarrow (A) + 1 IF (A) = 15 THEN C \leftarrow 1
Bytes Cycles Example	ELSE (C) ← 1. 2 2 MOV A, @DP DJNZ A, ACC_NZ JNC ACC_ZERO	Description Operation Carry Flag	Increments the contents of ACC. This is the same as "ADD A, #1". Carry is set when the overflow occurs; otherwise, carry is cleared. (A) \leftarrow (A) + 1 IF (A) = 15 THEN C \leftarrow 1 ELSE C \leftarrow 0.



ATOM1.0 Family

[45]

Appendix A: Instruction Set (11/19)

Preliminary

INC DPTR

Binary Code 0000 0100

Description Increments the data pointer.

Operation (DP) \leftarrow (DP) + 1 Carry Flag Not affected.

Bytes 1 Cycles 1

Example ; Assumes all bits of DPTR is 1.

INC DPTR ; By roll over, all bits

; of DPH and DPL are cleared.

INC DP ; This is also valid.

JB bit, rel

Binary Code 1001 11bb rrrr rrrr

Description Branches if the bit in data memory is 1. The

address is given by DPTR and bit position is given by two least significant bits of opcode . The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of memory is not

affected.

Operation (PC) \leftarrow (PC) + 2

IF M[DP].bit = 1 THEN (PC) \leftarrow (PC) + rel

Carry Flag Not affected.

Bytes 2 Cycles 2

Example JB 0, L_BIT_SET



ATOM1.0 Family

[40]

Appendix A: Instruction Set (12/19)

Preliminary

JC rel

Binary Code 1001 0111 rrrr rrrr

Description Branches if the carry flag is 1.

The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next

instruction.

Operation (PC) \leftarrow (PC) + 2

IF (C) = 1 THEN (PC) \leftarrow (PC) + rel

Carry Flag Not affected.

Bytes 2

Cycles 2

Example JC L_C_SET

 JMP addr

Binary Code 1110 aaaa aaaa aaaa

Description Transfers program execution to the indicated

12-bit address.

The destination address is obtained by concatenating the four low-order bits of the opcode byte and the second byte of the

instruction.

Operation (PC) \leftarrow addr

Carry Flag Not affected.

Bytes 2 Cycles 2

Example JMP LABEL; Jumps to LABEL.

.

JMP . ; Infinite loop



Appendix A: Instruction Set (13/19)

Preliminary

JNB bit, rel JNC rel Binary Code 1001 10bb Binary Code 1001 0110 rrrr rrrr Branches if the bit in data memory is 0. Branches if the carry flag is 0. Description Description The branch destination is computed by adding The address of memory is given by DPTR and bit position is given by two least significant bits the signed relative-displacement in the of opcode. second byte of the instruction to the PC, after The branch destination is computed by adding incrementing the PC to the start of the next the signed relative-displacement in the instruction. second byte of the instruction to the PC, after Operation $(PC) \leftarrow (PC) + 2$ incrementing the PC to the start of the next IF (C) = 0 THEN (PC) \leftarrow (PC) + rel instruction. The contents of memory is not affected. Carry Flag Not affected. $(PC) \leftarrow (PC) + 2$ Operation 2 **Bytes** IF M[DP].bit = 0 THEN (PC) \leftarrow (PC) + rel Cycles 2 Carry Flag Not affected. Example JNC L_C_ZERO **Bytes** ; IF(C) = 1L_C_ZERO: ; IF (C) = 02 Cycles JNB 3, L_BIT_ZERO Example ; IF M[DP].3 = 1L_BIT_ZERO: ; IF M[DP].3 = 0



Appendix A: Instruction Set (14/19)

Preliminary

MOV @DP, A		MOV A, @DP	
Binary Code 1	.000 0011	Binary Code	1000 0000
	e contents of ACC is copied to data memory lose address is given by DPTR.	Description	Copies the contents of data memory to ACC. The address of memory is given by DPTR.
Operation M[[DP] ← (A)	Operation	$(A) \leftarrow M[DP]$
Carry Flag Not	t affected.	Carry Flag	Not affected.
Bytes 1		Bytes	1
Cycles 1		Cycles	1
MO	OV H, #2 ; (H) ← 2 OV L, #14 ; (L) ← 14 OV @DP, A	Example	MOV H, #1 ; (H) \leftarrow 1 MOV L, #0 ; (L) \leftarrow 0 MOV A, @DP
MOV A, #data		MOV A, dir	
Description Set in Operation (A) Carry Flag Not Bytes 1 Cycles 1 Example MO	ts ACC with the data given four low-order bits of opcode.) ← #data t affected. OV A, #-1 ; (A) ← 15 OV A, #0xC ; (A) ← 12	Binary Code Description Operation Carry Flag Bytes Cycles Example	The contents of SFR is copied to ACC. The address of SFR is given by four low-order bits of opcode. (A) ← R[dir] Not affected. 1 1 MOV A, P0 ; Read Port-0 into ACC. MOV A, L ; Move DPL to ACC. MOV A, SPH ; Move SPH to ACC.



ATOM1.0 Family [49]

Appendix A: Instruction Set (15/19)

Preliminary

MOV H, #data		MOV L, @DP	
Binary Code	0011 dddd	Binary Code	1000 0010
Description	Sets DPH with the data given in four low-order bits of opcode.	Description	Copies the contents of data memory to DPL. The address of memory is given by DPTR.
Operation	(H) ← #data	Operation	$(L) \leftarrow M[DP]$
Carry Flag	Not affected.	Carry Flag	Not affected.
Bytes	1	Bytes	1
Cycles	1	Cycles	1
Example	MOV H, #1 ; (H) ← 1	Example	MOV H, #0 MOV L, #3 MOV L, @DP ; L is changed to M[DP]
MOV L, #data		MOV dir, A	
Binary Code	0010 dddd	Binary Code	0110 dddd
Description	Sets DPL with the data given in four low-order bits of opcode.	Description	The contents of ACC is copied to SFR. The address of SFR is given by four low-order
Operation	(L) ← #data		bits of opcode.
Carry Flag	Not affected.	Operation	$R[dir] \leftarrow (A)$
Bytes	1	Carry Flag	Not affected.
01		Bytes	1
Cycles	1	•	
Example	1 MOV L, #5 ; (L) ← 5	Cycles	1



ATOM1.0 Family [50]

Appendix A: Instruction Set (16/19)

Preliminary

MOVD @DP, A		MOVI @DP, #data	1
MOVD @DP, A Binary Code Description Operation Carry Flag Bytes Cycles Example MOVI @DP, A Binary Code Description	The contents of ACC is copied to data memory whose address is given by DPTR. After that the data pointer is decremented. M[DP] ← (A) (DP) ← (DP) - 1 Not affected. 1 1 MOVD @DP, A 1000 0100 The contents of ACC is copied to data memory whose address is given by DPTR. After that the	Binary Code Description Operation Carry Flag Bytes Cycles Example	Set data memory whose address is given by DPTR with the data given in four low-order bits of opcode. After that the data pointer is incremented. M[DP] ← #data (DP) ← (DP) + 1 Not affected. 1 1 ; Simple look-up of constant values MOV L, #0 ; Pointer to store MOV H, #1 ; look-up values CALL TABLE MOVI @DP, #0xC
Binary Code Description	The contents of ACC is copied to data memory whose address is given by DPTR. After that the data pointer is incremented.	TABLE:	CALL TABLE MOVI @DP, #0xC MOVI @DP, #0x0 MOVI @DP, #0x0
Operation	$M[DP] \leftarrow (A)$ $(DP) \leftarrow (DP) + 1$		MOVI @DP, #0x1 RET
Carry Flag	Not affected.		
Bytes	1		
Cycles	1		
Example	MOVI @DP, A		



Appendix A : Instruction Set (17/19)

Preliminary

NOP		ORL A, @DP	
Binary Code	0000 0000	Binary Code	0000 1101
Description	No operation. Just fetches the next instruction.	Description	ORL performs the bitwise logical-OR operation between the indirect data memory and ACC.
Operation	(PC) ← (PC) + 1		The result is stored in Accumulator.
Carry Flag	Not affected.	Operation	$(A) \leftarrow (A) \mid M[DP]$
Bytes	1	Carry Flag	Not affected.
Cycles	1	Bytes	1
Example	NOP	Cycles	1
POP A		Example	; Assumes M[DP] contains 1
	0000 0044		MOV A, #0xA ; Set ACC as 10.
Binary Code	0000 0011		ORL A, @DP ; The result, 11 is stored in ACC.
Description	The contents of stack top is moved to ACC. After that the stack pointer is decremented by	PUSH A	
	1.	Binary Code	0000 0010
Operation	$ (A) \leftarrow M[SP] $ $ (SP) \leftarrow (SP) - 1 $	Description	The stack pointer is incremented by 1. Then the contents of ACC is copied to the stack.
Carry Flag	Not affected.	Operation	$(SP) \leftarrow (SP) + 1$
Bytes	1		$M[SP] \leftarrow (A)$
Cycles	1	Carry Flag	Not affected.
Example	. I a contrary with a contral of a transfer of the same of	Bytes	1
	: Looping with variable stored in stack		
Liample	; Looping with variable stored in stack MOV A, #7 ; Set loop count	Cycles	1
LOOP_BGN:		Cycles Example	PUSH A ; Store ACC in stack MOV A, #0xE ; Assign ACC for port output MOV P2, A ; Drive Port 2
·	MOV A, #7 ; Set loop count PUSH A ; Store loop index in stack ; Operations in loop	,	PUSH A ; Store ACC in stack MOV A, #0xE ; Assign ACC for port output

CORERIVER

ATOM1.0 Family [52]

Appendix A: Instruction Set (18/19)

Preliminary

RET		RRC A	
Binary Code	1001 0000	Binary Code	0000 1111
Description	Returns from subroutine. The stack pointer is decremented three times.	Description	Rotates right the contents of ACC with the carry flag.
Operation Carry Flag	$ \begin{aligned} &(PC_{11\text{-}8}) \leftarrow M[SP] \\ &(SP) \leftarrow (SP) 1 \\ &(PC_{7\text{-}4}) \leftarrow M[SP] \\ &(SP) \leftarrow (SP) 1 \\ &(PC_{3\text{-}0}) \leftarrow M[SP] \\ &(SP) \leftarrow (SP) 1 \end{aligned} $ Not affected.	Operation Carry Flag Bytes Cycles Example	(A) ← {(C), (A ₃₋₁)} (C) ← (A ₀) 1 1 RRC A JC A0_HIGH ; IF A ₀ = 1 Branches
, -			55.16_1.15.17
Bytes	1	SETB @L	
Cycles Example	2 RET	Binary Code Description	1000 0111 Sets the indirect function flag addressed by DPL.
SETB C		Operation	F[L] ← 1
Binary Code Description Operation Carry Flag Bytes Cycles Example	0000 0001 Sets the carry flag. (C) ← 1 1 SETB C	Carry Flag Bytes Cycles Example	Not affected. 1 1 1 $; Assumes P2 contains 0.$ $MOV L, \#1 \qquad ; (L) \leftarrow 1$ $SETB @L \qquad ; P2.1 \leftarrow 1$ $MOV A, \#2 \qquad ; (A) \leftarrow 2$ $CJNE A, P2, . \qquad ; Wait until P2.1 is 1.$
CORERIV	ER		ATOM1.0 Family [53]

CORERIVER

Appendix A: Instruction Set (19/19)

Preliminary

SETB bit		XCH A, @DP	
Binary Code	1000 11bb	Binary Code	1000 0001
Description	Sets a bit in data memory indirectly addressed by DPTR. The bit position is obtained at the least significant two bits of opcode.	Description	Exchanges the contents of ACC and that of data memory addressed by DPTR.
Operation	M[DP].bit ← 1	Operation	(A) ↔ M[DP]
Carry Flag	Not affected.	Carry Flag	Not affected.
Bytes	1	Bytes	1
Cycles	1	Cycles	1
Example	; Assumes M[DP] contains 5. SETB 2 ; M[DP].2 ← 1 CJNE @DP, #7, ERROR ; Check result	Example	XCH A, @DP
SUB A, @DP		XRL A, @DP	
Binary Code	0000 1011	Binary Code	0000 1110
Description	Subtracts the contents of indirect data memory from the Accumulator. The result is stored in Accumulator. The carry flag is cleared if the	Description	XRL performs the bitwise logical Exclusive-OR operation between the indirect data memory and ACC. The result is stored in Accumulator.
	unsigned value of ACC is less than unsigned value of M[DP]; otherwise, C is set.	Operation	$(A) \leftarrow (A) \land M[DP]$
Operation	(A) ← (A) - M[DP]	Carry Flag	Not affected.
Carry Flag	If (A) $<$ M[DP] THEN (C) \leftarrow 0	Bytes	1
	ELSE (C) \leftarrow 1.	Cycles	1
Bytes	1	Example	; Assumes M[DP] contains 2
Cycles	1		MOV A, #0xA ; Set ACC as 10. XRL A, @DP ; The result, 8 is stored in ACC.
Example	SUB A, @DP		7.1.2.1.4 G.21 7 The result of the second in Meet


CORERIVER


ATOM1.0 Family


[54]

Appendix B : SFR Description [00h ~ 07h] (1/3)











ATOM1.0 Family

Appendix B: SFR Description [08h ~ 0Dh] (2/3)



P2 (08h): Port 2 Output Register

P2.3	P2.2	P2.1	P2.0
R/W(1)	R/W(1)	R/W(1)	R/W(1)

■ IAPCON (09h) : IAP Control Register

RGS1	RGS0	OPS1	OPS0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

◆ RGS[1:0] : Select IAP region.

[0,0]: EEP0 (0x1C0 \sim 0x1FF) [0,1]: EEP1 (0x3C0 \sim 0x3FF) [1,0]: INFO (0x0 \sim 0x7)

[1,1] : Reserved

◆ OPS[1:0] : Select IAP function.

[0,0] : N0 operation [0,1] : Byte read [1,0] : Byte erase [1,1] : Byte write

■ GDL (0Ah): The Low Nibble of General Purpose Data Register

GDL.3	GDL.2	GDL.1	GDL.0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

■ GDH (0Bh): The High Nibble of General Purpose Data Register

GDH.3	GDH.2	GDH.1	GDH.0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

P3 (0Ch): Port 3 Output Register

P3.3	P3.2	P3.1	P3.0
R/W(1)	R/W(1)	R/W(1)	R/W(1)

■ CKCFG (0Dh): The Clock Configuration Register

XT/RG	DIV2	DIV1	DIV0
R/W(0)	R/W(0)	R/W(0)	R/W(0)

◆ XT/RG : System clock source selection.

Internal Ring oscillator is selected as system clock.
 External clock oscillator is disabled.

1 : External clock oscillator is selected as system clock. Internal Ring oscillator is disabled.

Do not set this bit for 8-pin devices.

◆ DIV[2:0] : System clock divider selection.


[0,0,0]: F_{OSC} [0.0,1]: F_{OSC}/2 [0.1,0]: F_{OSC}/4 [0.1,1]: F_{OSC}/8 [1,0,0]: F_{OSC}/16 [1.0,1]: F_{OSC}/32 [1.1,0]: F_{OSC}/64 [1.1,1]: -



Appendix B : SFR Description [0Eh ~ 0Fh] (3/3)

Preliminary

■ IOCFG (0Eh): I/O Port Configuration Register



- ◆ P2OEN : Configure P2 as push-pull output port.
- ◆ IOMAP [1:0] : Configure I/O ports mapping.
 - [0,0] : Default.
 - [0,1] : Optional 20-pin I/O port mapping [1,0] : Optional 24-pin I/O port mapping
 - [1,1]: Reserved



ATOM1.0 Family

[57]

Appendix C : Update History

Preliminary

- ◆ V1.0
 - ✓ Initial Release



ATOM1.0 Family

[58]