

# Brief Manual of ATOM1.0 Family 

## 4-bit Microcontrollers with Reduced 8051 Architecture

V1.6

July 2008

- CORERIVER Semiconductor reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time.
- CORERIVER shall give customers at least a three month advance notice of intended discontinuation of a product or a service through its homepage.
- Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.
- The CORERIVER products listed in this document are intended for usage in general electronics applications. These CORERIVER products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury.


## Contents

Preliminary

1. Product Overview
2. Features
3. Block Diagram
4. Pin Configurations
5. Pin Descriptions
6. Function Descriptions
$\checkmark$ CPU Descriptions

- Memory Organization
- SFR Map and Description
- Instruction Set Summary
- CPU Timing
$\checkmark$ Peripheral Descriptions
- I/O Ports
- Clock Configuration
- Carrier Frequency Generation
- LVD (Low Voltage Detector)
- WDT (Watchdog Timer)
- Reset Circuit
- Power Management
- IAP (In Application Programming)

7. Absolute Maximum Ratings
8. DC Characteristics
9. AC Characteristics
10. Package Dimensions
11. Product Numbering System
12. Supporting Tools

## 13. Appendix

A. Instruction Set
B. SFR Descriptions
C. Update History

## 1. Product Overview (1/2)

## Prefiminary

## ATOM1.0 Family - GC49C501 Series (Low Cost, Low Power Application MCU)

| Product | $\begin{array}{\|c\|} \hline \text { Mask-ROM } \\ \text { (byte) } \\ \hline \end{array}$ | FLASH (byte) | $\begin{gathered} \hline \text { EEPROM } \\ \text { (byte) } \\ \hline \end{gathered}$ | $\begin{array}{\|c\|} \hline \text { RAM } \\ \text { (Nibble) } \\ \hline \end{array}$ | $\begin{aligned} & \text { Volt } \\ & \text { (V) } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { Freq. } \\ \text { (MHz) } \end{array}$ | $\begin{array}{\|c\|} \hline \mathrm{T} / \mathrm{C} \\ \text { (16bits) } \end{array}$ | $\begin{array}{\|c} \hline \text { Serial } \\ \text { I/O } \\ \hline \end{array}$ | WDT | $\begin{array}{\|c\|} \hline \text { REM } \\ \text { Output } \end{array}$ | IR. LED Drive Tr. | $\begin{array}{\|l\|} \hline \mathrm{I} / \mathrm{O} \\ \text { Pins } \\ \hline \end{array}$ | Package | Others | Available Time |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GC49C501G0-SO24I | - | 1K | (128) | 64 | 1.8~5.5 | $\begin{gathered} 10 \\ (5) \end{gathered}$ | - | - | 1 | 1 | Yes | $\begin{gathered} 18 \\ (20) \end{gathered}$ | 24-SOIC | POR/LVD <br> Ring OSC ISP/IAP | NOW |
| GC49C501G0-SO20I | - | 1K | (128) | 64 | 1.8~5.5 | $\begin{gathered} 10 \\ (5) \end{gathered}$ | - | - | 1 | 1 | Yes | $\begin{gathered} 14 \\ (16) \end{gathered}$ | $\begin{aligned} & \text { 20-SOIC } \\ & \text { (Narrow) } \end{aligned}$ | POR/LVD <br> Ring OSC <br> ISP/IAP | NOW |
| GC49C501G0-SJ20I | - | 1K | (128) | 64 | 1.8~5.5 | $\begin{gathered} 10 \\ (5) \end{gathered}$ | - | - | 1 | 1 | Yes | $\begin{gathered} 14 \\ (16) \end{gathered}$ | $\begin{aligned} & \text { 20-SOIC } \\ & \text { (JEDEC) } \end{aligned}$ | POR/LVD <br> Ring OSC ISP/IAP | NOW |
| GC49C501R0-SO24I | - | 1K | (128) | 64 | 1.8~5.5 | $\begin{gathered} 10 \\ (5) \end{gathered}$ | - | - | 1 | 1 | Yes | $\begin{gathered} 18 \\ (20) \end{gathered}$ | 24-SOIC | POR/LVD <br> Calibrated <br> Ring OSC <br> ISP/IAP | NOW |
| GC49C501R0-SO20I | - | 1K | (128) | 64 | 1.8~5.5 | $\begin{gathered} 10 \\ (5) \end{gathered}$ | - | - | 1 | 1 | Yes | $\begin{gathered} 14 \\ (16) \end{gathered}$ | $\begin{aligned} & \text { 20-SOIC } \\ & \text { (Narrow) } \end{aligned}$ | POR/LVD <br> Calibrated <br> Ring OSC <br> ISP/IAP | NOW |
| GC49C501R0-SJ20I | - | 1K | (128) | 64 | 1.8~5.5 | $\begin{gathered} 10 \\ (5) \end{gathered}$ | - | - | 1 | 1 | Yes | $\begin{gathered} 14 \\ (16) \end{gathered}$ | $\begin{aligned} & \text { 220-SOIC } \\ & \text { (JEDEC) } \end{aligned}$ | POR/LVD <br> Calibrated <br> Ring OSC <br> ISP/IAP | NOW |
| GC49C501RP-SO8I | - | 1K | (128) | 64 | 1.8~5.5 | $\begin{gathered} 10 \\ (5) \end{gathered}$ | - | - | 1 | - | - | 6 | 8-SOIC | POR/LVD <br> Calibrated <br> Ring OSC <br> ISP/IAP | NOW |
| GC49C501RP-SP8I | - | 1K | (128) | 64 | 1.8~5.5 | $\begin{gathered} 10 \\ (5) \end{gathered}$ | - | - | 1 | - | - | 6 | 8-SPDIP | POR/LVD Calibrated Ring OSC ISP/IAP | NOW |

* User may use part of program area (128 bytes) as EEPROM, which can be modified by IAP function during S/W operation.
* Max. operating frequency of ATOM1.0 family is 5 MHz when VDD is less than 2.7 V .


## 1. Product Overview (2/2)

Prefiminary

ATOM1.0 Family - GC49C501 Series (Low Cost, Low Power Application MCU)

| Product | $\begin{gathered} \text { Mask-ROM } \\ \text { (byte) } \\ \hline \end{gathered}$ | $\begin{aligned} & \text { FLASH } \\ & \text { (byte) } \end{aligned}$ | $\begin{aligned} & \text { EEPROM } \\ & \text { (byte) } \\ & \hline \end{aligned}$ | $\begin{gathered} \text { RAM } \\ \text { (Nibble) } \end{gathered}$ | Volt <br> (V) | $\begin{array}{\|l} \hline \text { Freq. } \\ (\mathrm{MHz}) \end{array}$ | $\begin{array}{\|c\|} \hline \text { T/C } \\ \text { (16bits) } \end{array}$ | $\begin{gathered} \text { Serial } \\ \text { I/O } \end{gathered}$ | WDT | $\begin{array}{\|c} \hline \text { REM } \\ \text { Output } \end{array}$ | $\begin{array}{\|c\|} \hline \text { IR. LED } \\ \text { Drive Tr. } \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline \mathrm{I} / \mathrm{O} \\ \text { Pins } \\ \hline \end{array}$ | Package | Others | Available Time |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GC41C501G0-SO24I | 1K | - | - | 64 | 1.8~5.5 | $\begin{aligned} & 10 \\ & (5) \end{aligned}$ | - | - | 1 | 1 | Yes | $\begin{gathered} 18 \\ (20) \end{gathered}$ | 24-SOIC | POR/LVD Ring OSC | NOW |
| GC41C501G0-SO20I | 1K | - | - | 64 | 1.8~5.5 | $\begin{aligned} & 10 \\ & (5) \end{aligned}$ | - | - | 1 | 1 | Yes | $\begin{gathered} 14 \\ (16) \end{gathered}$ | $\begin{aligned} & \text { 20-SOIC } \\ & \text { (Narrow) } \end{aligned}$ | POR/LVD Ring OSC | NOW |
| GC41C501G0-SJ20I | 1K | - | - | 64 | 1.8~5.5 | $\begin{aligned} & 10 \\ & (5) \end{aligned}$ | - | - | 1 | 1 | Yes | $\begin{gathered} 14 \\ (16) \end{gathered}$ | 20-SOIC <br> (JEDEC) | POR/LVD Ring OSC | NOW |
| GC41C501G0-SO8I | 1K | - | - | 64 | 1.8~5.5 | $\begin{gathered} 10 \\ (5) \end{gathered}$ | - | - | 1 | - | - | 6 | 8-SOIC | POR/LVD Ring OSC | NOW |
| GC41C501G0-SP8I | 1K | - | - | 64 | 1.8~5.5 | $\begin{gathered} 10 \\ (5) \end{gathered}$ | - | - | 1 | - | - | 6 | 8-SPDIP | POR/LVD Ring OSC | NOW |

* User may use part of program area (128 bytes) as EEPROM, which can be modified by IAP function during S/W operation.
* Max. operating frequency of ATOM1.0 family is 5 MHz when VDD is less than 2.7 V .


## 2. Features

## Prefiminary

CPU
$\checkmark$ 4-bit reduced 8051 architecture
$\checkmark$ Continuous program addressing, not paged.
$\checkmark 51$ instructions including push, pop and logic inst.
$\checkmark$ Instruction cycle: $\mathrm{F}_{\text {sys }} / 6$
$\checkmark$ Multi-level subroutine nesting with RAM based stack.

## On-chip Memories

$\checkmark$ FLASH : 1024 bytes (including 128 EEPROM)
$\checkmark$ RAM : 64 nibbles (including stack)

## ISP (In System Programming) of FLASH

IAP (In Application Programming) of FLASH

- I/O Ports
$\checkmark$ PO : 4-bit parallel I/O (Open drain output)
$\checkmark$ P1 : Parallel I/O (Open drain output), 4-bit for 24-pin, 2-bit for 20-pin.
$\checkmark$ P2, P3 : 4-bit parallel/bit-selectable I/O (Open drain output)
$\checkmark$ P4 : Parallel I/O (Open drain output). Two bits if internal clock is used. Additional two bits for 24-pin packages.

REM output (Remote control transmitter)
$\checkmark$ Built-in Transistor for I.R. LED Drive
$\checkmark \mathrm{I}_{\mathrm{OL}}=300 \mathrm{~mA}$ (Max.) at $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{O}}=0.4 \mathrm{~V}$

## Carrier Pulse Generation : 7 types

## Built-in Oscillator

$\checkmark$ Crystal/Ceramic resonator
$\checkmark$ Precision internal oscillator
Factory Calibrated to $\pm 3 \%$ at $2.1 \sim 3.3 \mathrm{~V}$
Factory Calibrated to $\pm 1 \%$ at 2.5 V
$\checkmark$ The Factory Calibration for 7.28 MHz is applied only for GC49C501RX devices.

## Built-in Reset

$\checkmark$ Power-on Reset, Power-fail Reset
$\checkmark$ WDT (Watch-Dog Timer) Reset
$\checkmark$ Clock switching reset

## Power Management

$\checkmark$ Power-down (stop) mode
$\checkmark$ Release stop by input changes
$\checkmark$ Sleep mode

## 2. Features

## Power Consumption

$\checkmark$ Stop mode : <0.1uA (Typ.) at 2.0V
1 uA (Max.) at 5.0 V
$\checkmark$ Normal mode: 400 uA (Typ.) at 2.0V, $\mathrm{F}_{\mathrm{SYS}}=4 \mathrm{MHz}$

- Operating frequency vs. voltage
$\checkmark$ Max. $\mathrm{F}_{\mathrm{OSC}}=10 \mathrm{MHz}\left(2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}\right)$
$\checkmark$ Max. $\mathrm{F}_{\mathrm{OSC}}=5 \mathrm{MHz}\left(1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}\right)$
- Operating temperature : $-20^{\circ} \mathrm{C} \sim 85^{\circ} \mathrm{C}$
- ESD protection up to $2,000 \mathrm{~V}$
- Latch-up protection up to $\pm 200 \mathrm{~mA}$
- Package
$\checkmark$ 24-pin SOIC
$\checkmark$ 20-pin SOIC
$\checkmark 8$-pin SOIC/SPDIP


## 3. Block Diagram (24-PI N)



ATOM1.0 Family

## 3. Block Diagram (20-PI N)



ATOM1.0 Family

## 3. Block Diagram (8-PI N)



ATOM1.0 Family

## 4. Pin Configurations


[ 20-SOI C] GC49C501G0-SO20I GC49C501R0-SO20I GC49C501G0-SJ 201 GC49C501R0-SJ 201



$$
\begin{aligned}
& \text { [ 8-SOI C/ SPDI P] } \\
& \text { GC49C501RP-SO8I } \\
& \text { GC49C501RP-SP8I }
\end{aligned}
$$

## 5. Pin Description (20-pin/ 24-pin)

| Symbol | Direction |  | Description |
| :---: | :---: | :--- | :--- |
| $\mathrm{V}_{\mathrm{DD}}$ | Power | Power Supply |  |
| $\mathrm{V}_{\text {SS }}$ | Power | Ground |  |
| REM | Output | Output for IR LED drive Transistor. The transistor is n-channel device. |  |
| $\mathrm{TV}_{\text {SS }}$ | Power | Ground for IR LED drive Transistor |  |
| XI / P4[0] | Input/Output | Input to the inverting oscillator amplifier. <br> If configured, P4[0] of parallel Input/Output port. <br> Schmitt Trigger input and open-drain output with internal pull-up TR. |  |
| PO / P4[1] | Input/Output | Output from the inverting oscillator amplifier. <br> If configured, P4[1] of parallel Input/Output port. <br> Schmitt Trigger input and open-drain output with internal pull-up TR. |  |
| P0[3:0] | Input/Output | Input/Output <br> Each bit can be individually set or cleared. <br> Schmitt Trigger input and open-drain output with internal pull-up TR. | Parallel Input/Output port. <br> Schmitt Trigger input and open-drain output with internal pull-up TR. <br> The STOP mode is released by "L" input of each pin. |
| P1[1:0] | Input/Output | Parallel Input/Output port. <br> Schmitt Trigger input and open-drain output with internal pull-up TR. <br> The STOP mode is released by "L" input of each pin. |  |
| P1[3:2] | Input/Output | Parallel Input/Output port (Only for 24-pin packages) <br> Schmitt Trigger input and open-drain output with internal pull-up TR. <br> The STOP mode is released by "L" input of each pin. |  |
| P2[3:0] | Input/Output | Parallel Input/Output port. Each bit can be individually set or cleared. <br> Schmitt Trigger input and open-drain output with internal pull-up TR. <br> P2 can be configured as a push-pull output port. <br> P2[0] and P2[1] are also used for ISP of FLASH memory. |  |
| Input/Output | Parallel Input/Output port. Each bit can be individually set or cleared. <br> Schmitt Trigger input and open-drain output with internal pull-up TR. |  |  |

## 5. Pin Description (8-pin)

| Symbol | Direction | Description | Remark |
| :---: | :---: | :---: | :---: |
| $V_{\text {DD }}$ | Power | Power Supply |  |
| $\mathrm{V}_{\text {SS }}$ | Power | Ground |  |
| $\mathrm{PO}[2: 0]$ | Input/Output | Parallel Input/Output port. <br> Schmitt Trigger input and open-drain output with internal pull-up TR. The STOP mode is released by "L" input of each pin. |  |
| P2[2:0] | Input/Output | Parallel Input/Output port. Each bit can be individually set or cleared. Schmitt Trigger input and open-drain output with internal pull-up TR. P2 can be configured as a push-pull output port. P2[0] and P2[1] are also used for ISP of FLASH memory. |  |

### 6.1. Memory Organization

## Address Space

$\checkmark$ Program memory : 1K Bytes.
Continuously addressed by Byte.
$\checkmark$ Indirect data memory : 64 Nibbles.
Bit accessible.
$\checkmark$ Special function registers: 16 Registers.
Directly addressed.
$\checkmark$ Indirect function flags: 16 bits.
Bit position is selected by DPL.

[RAM Map]

[Indirect Function Flag Map]

| $c$ | 14 | 13 | 12 | 11 | 10 | 9 | 8 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STOP | SLEEP | WDTE | WDTR | MAP1 | MAP0 | P4.2 | P4.3 |
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| P3.3 | P3.2 | P3.1 | P3.0 | P2.3 | P2.2 | P2.1 | P2.0 |

### 6.2. SFR Brief Description

## Prefiminary

| Register | Address | Description | Power-On Reset Value | Other Reset Value |
| :---: | :---: | :---: | :---: | :---: |
| P0 | 00H | Port 0 output register. | 1111 | 1111 |
| P4 | 01H | Port 4 output register. | 1111 | 1111 |
| DPL | 02H | The low nibble of data pointer (DPTR). | 0000 | 0000 |
| DPH | 03H | The high nibble of data pointer (DPTR). | --00 | --00 |
| P1 | 04H | Port 1 output register. | 1111 | 1111 |
| REMC | 05H | REM output control register. | 0000 | 0000 |
| SPL | 06H | The low nibble of stack pointer (SP). | 1111 | 1111 |
| SPH | 07H | The high nibble of stack pointer (SP). | --01 | --01 |
| P2 | 08H | Port 2 output register. | 1111 | 1111 |
| IAPCON | 09H | IAP (In Application Programming) Control register. Can be accessed only if MAP1 is set and MAPO is cleared. | 0000 | 0000 |
| GDL | OAH | The low nibble of general purpose data register | 0000 | 0000 |
| GDH | OBH | The high nibble of general purpose data register | 0000 | 0000 |
| P3 | OCH | Port 3 output register. | 1111 | 1111 |
| CKCFG | ODH | The clock configuration register. Initialized only by power-on-reset. | 0000 | uuuu |
| IOCFG | OEH | The I/O port configuration register. Initialized only by power-on-reset. | 0000 | unOu |
| LVCFG | OFH | The LVD configuration register. Initialized only by power-on-reset. | 1x00 | uxuu |

- : Unimplemented bit. Read as 0.
u: Remains unchanged.
$x$ : The value of the bit is not determined.

Note for 8-pin devices.

- Not supported SFRs : P1, P3, P4, REMC.
- Writing to the not-supported SFRs may cause unexpected behavior.

ATOM1.0 Family

### 6.2. Indirect Function Flag (IFF) Description

## Prefiminary

## Indirect Function Flag (IFF)

$\checkmark$ Write only, access using the instructions: MOV L, \#n, SETB @L, CLR @L
$\checkmark$ The individual set/clear of ports is available only if the package type supports corresponding parallel port.

| Flag | Address (DPL) | Description | Reset Value |
| :---: | :---: | :--- | :---: |
| STOP | 15 | Enter stop mode. Not set until all pins of P0 and P1 are high. | 0 |
| SLEEP | 14 | Enter sleep mode. Released by WDT reset. | 0 |
| WDTE | 13 | Enable flag of WDT. If this flag is cleared, WDT stops running and holds the state. <br> This flag can be modified if and only if MAP1 bit is set and MAPO bit is cleared. <br> This flag is also set by H/W when user sets SLEEP flag or writes IAPCON SFR. | 1 |
| WDTR | 12 | Reset Watch Dog Timer. Set by S/W. Cleared by H/W after WDT is reset. | 0 |
| MAP1 | 11 | Address map extension bit 1 for SFR/IFF. | 0 |
| MAP0 | 10 | Address map extension bit 0 for SFR/IFF. Do not set this flag for the future compatibility. | 0 |
| P4.2 | 9 | Individual bit set/clear for P4 | 1 |
| P4.3 | 8 | Individual bit set/clear for P4 | 1 |
| P3.3 | 7 | Individual bit set/clear for P3 | 1 |
| P3.2 | 6 | Individual bit set/clear for P3 | 1 |
| P3.1 | 5 | Individual bit set/clear for P3 | 1 |
| P3.0 | 4 | Individual bit set/clear for P3 | 1 |
| P2.3 | 3 | Individual bit set/clear for P2 | 1 |
| P2.2 | 2 | Individual bit set/clear for P2 | 1 |
| P2.1 | 1 | Individual bit set/clear for P2 | Individual bit set/clear for P2 |
| P2.0 | 0 |  | 1 |

### 6.3. Instruction Set Summary (1/2)

## Prefiminary

Refer to Appendix A (Instruction Set) for more details.

| Type | I nstruction | Description |
| :---: | :---: | :---: |
| Arithmetic | ADD A, \#data <br> INCA <br> DEC A <br> ADD A, @DP <br> ADDC A, @DP <br> SUB A, @DP <br> INC @DP <br> DEC @DP | Add data to ACC. <br> Increment ACC. <br> Decrement ACC. <br> Add the indirect memory nibble to ACC. <br> Add the indirect memory nibble to ACC with the Carry in C. <br> Subtract the indirect memory nibble from ACC. <br> I ncrement the indirect memory nibble. <br> Decrement the indirect memory nibble. |
| Logical | CLR A <br> CPLA <br> RRC A <br> ANL A, @DP <br> ORL A, @DP <br> XRL A, @DP | Clear ACC. <br> Complement ACC. <br> Rotate right ACC with Carry flag. <br> Logical AND for ACC and the indirect memory nibble. <br> Logical OR for ACC and the indirect memory nibble. <br> Logical Exclusive-OR for ACC and the indirect memory nibble. |
| Data Transfer | MOV dir, A MOV A, dir MOV A, @DP <br> MOV A, \#data <br> MOV L, @DP <br> MOV @DP, A <br> MOVI @DP, A <br> MOVD @DP, A <br> XCH A, @DP <br> MOVI @DP, \#data <br> MOV L, \#data <br> MOV H, \#data <br> PUSH A <br> POP A | Move ACC to the special function register. <br> Move the special function register to ACC. <br> Move the indirect memory nibble to ACC. <br> Move data to ACC. <br> Move the indirect memory nibble to DPL. <br> Move ACC to the indirect memory nibble. <br> Move ACC to the indirect memory nibble and increment the data pointer (DPH,DPL). <br> Move ACC to the indirect memory nibble and decrement the data pointer (DPH,DPL). <br> Exchange ACC and the indirect memory nibble. <br> Move data to the indirect memory nibble and increment the data pointer (DPH,DPL). <br> Move data to DPL. <br> Move data to DPH. <br> Push ACC to stack. <br> Pop stack to ACC. |

### 6.3. Instruction Set Summary (2/2)

Refer to Appendix A (Instruction Set) for more details.

| Type | I nstruction | Description |
| :---: | :---: | :---: |
| Branch | CJ NE @DP, \#data, rel CJ NE L, \#data, rel CJ NE A, dir, rel CJ NE A, @DP, rel CJLE A, @DP, rel CJ NE A, \#data, rel DJ NZ A, rel JB bit, rel JNB bit, rel JC rel JNC rel J MP addr CALL addr RET NOP | J ump if the indirect memory nibble is not equal to the data. <br> Jump if DPL is not equal to the data. <br> Jump if ACC is not equal to the special function register. <br> Jump if ACC is not equal to the indirect memory nibble. <br> J ump if ACC is less than or equal to the indirect memory nibble. <br> Jump if ACC is not equal to the data. <br> Decrement ACC. Jump if the result is not zero. <br> Jump if the indirect memory bit is $\mathbf{1 .}$ <br> Jump if the indirect memory bit is 0 . <br> $J$ ump if $C$ is 1 . <br> $J$ ump if $\mathbf{C}$ is $\mathbf{0}$. <br> Jump to given address. <br> Call subroutine. <br> Return from subroutine. <br> No operation. |
| Bit \& Misc. | SETB @L <br> CLR @L <br> SETB bit <br> CLR bit <br> SETB C <br> CLR C <br> INC DPTR <br> DEC DPTR | Set the indirect function flag. Clear the indirect function flag. Set the indirect memory bit. Clear the indirect memory bit. Set Carry flag. Clear Carry flag. Increment the data pointer. Decrement the data pointer. |

### 6.4. CPU Timing

- CPU takes 6 clocks for a machine cycle.
- Any instruction except branch instructions completes in one machine cycle.
- All branch instruction consumes 2 machine cycles whether the branch is taken or not.
- The state of SFR, I/O ports, or IFF flags changes at the end of an instruction (S6).



### 6.5. I/ O Ports : PORT0 ~ PORT4

- All ports are initialized asynchronously on power-up.
- Pull-up enable and input by default (reset).
- Open drain active low output.
- P2[3:0] may be configured as push-pull output port.
- CPU always write to SFR register, but reads port pin.
- Retains the previous state in stop mode or sleep mode.


Circuit of P0[3:0], P1[3:0], P3[3:0], P4[3:2]


Circuit of P2[3:0]

### 6.5. I/ O Ports : PORT4[1:0] (XI / X0)

## Prefiminary

- XI/XO for Clock Input/Output
$\checkmark$ Enabled if XT/RG bit in CKCFG SFR is set.
$\checkmark$ Disabled in STOP mode (XI and XO are in low state).
- XI/XO as an I/O Port
$\checkmark$ XI and XO can be configured as I/O port if IOXEN bit in IOCFG SFR is set.
$\checkmark$ User should not set XT/RG and IOXEN at the same time.
$\checkmark$ Pull-up enable and input by default (reset).
$\checkmark$ Open drain active low output.
$\checkmark$ CPU always write to SFR register, but reads port pin.
$\checkmark$ Retains the previous state at stop mode.
$\checkmark$ IOCFG (0Eh) : I/O Port Configuration Register

| IOMAP1 | IOMAP0 | P2OEN | IOXEN |
| :---: | :---: | :---: | :---: |
| R/W(0) | R/W(0) | R/W(0) | $R / W(0)$ |

- IOXEN : Enable XI and XO as I/O ports.
$0=X I$ and XO are used for clock input (Default).
$1=\mathrm{XI}$ and XO is used for PORT4[1:0].
- P2OEN : Configure P2 as a push-pull output port .
- IOMAP[1:0] : Configure I/O ports mapping .

| IOMAP1 | IOMAPO | Ports Mapping |
| :---: | :---: | :---: |
| 0 | 0 | Default. |
| 0 | 1 | Optional 20-pin I/O Port Mapping |
| 1 | 0 | Optional 24-pin I/O Port Mapping |
| 1 | 1 | Reserved |

## IOCFG

$\checkmark$ This SFR is initialized to default state only by power-onreset. Only the P2OEN bit is cleared by other resets.
$\checkmark$ For 8-pin devices, only P2OEN bit is available. User should not set other bits.


ATOM1.0 Family

### 6.5. I/ O Ports : I/ O Mapping

## Prefiminary

- User may select I/O port mapping by setting IOCFG SFR.
- The functionality of each I/O pins is the same for any mapping.
- This configuration option is useful when the pin-to-pin compatibility with existing devices is essential.


ATOM1.0 Family

### 6.6. Clock Configuration

- Two System Clock Sources : Internal Ring OSC. or External Resonator/Crystal
- Default System Clock is Ring OSC.
- When user changes the clock source (XT/RG bit), internal reset is generated.

Internal reset does not affect CKCFG.
The configuration SFR (CKCFG) is initialized by power-on reset.

- User may change clock frequency during operation by changing divide option.
$\checkmark$ CKCFG (0Dh) : The clock configuration register.

| XT/RG | DIV2 | DIV1 | DIV0 |
| :---: | :---: | :---: | :---: |
| R/W(0) | R/W(0) | R/W(0) | R/W(0) |

- XT/RG : System clock source selection.
$0=$ Internal Ring oscillator is selected as system clock. External clock osc. is disabled.
1 = External clock is selected as system clock. Internal Ring oscillator is disabled. Do not set this bit for 8 -pin devices.
- DIV[2:0] : System clock divider selection.



### 6.6. Clock Configuration : Internal Ring OSC.

The Internal Ring OSC. Provides a Fixed System Clock
$\checkmark$ Factory calibrated to $\pm 3 \%$ at $2.1 \mathrm{~V} \sim 3.3 \mathrm{~V}$.
$\checkmark$ Factory calibrated to $\pm 1 \%$ at 2.5 V .

- The Factory Calibration for 7.28 MHz is applied only for GC49C501RX devices.

| Frequency (MHz) |  |
| :---: | :---: |
| 8.00 |  |
| 7.00 |  |
| 6.00 | $\cdots$ |
| 5.00 |  |
| 4.00 |  |
| 3.00 |  |
| 2.00 |  |
| 1.00 |  |
| 0.00 |  |
|  |  |



VOLTAGE-FREQUENCY GRAPH
6.6. Clock Configuration: Guideline

Resonator / Crystal Oscillator


Oscillator Module


Internal Ring Oscillator


### 6.7. Carrier Frequency Generation

Prefiminary

Support 7 types of carrier frequency.

REMC (05h) : The REM Output Control Register.

| REME | PG2 | PG1 | PG0 |
| :---: | :---: | :---: | :---: |
| R/W(0) | R/W(0) | R/W(0) | R/W(0) |

- PG[2:0] : Carrier Frequency Selection.
- REME : REM Output Enable.

| REME | PG2 | PG1 | PG0 | Transmission Control ( REMI ) |
| :---: | :---: | :---: | :---: | :--- |
| 0 | X | X | X | 0 (Disable) |
| 1 | 0 | 0 | 0 | $1 / \mathrm{T}=\mathrm{F}_{\mathrm{SY}} / 12, \mathrm{~T} 1 / \mathrm{T}=1 / 3$ |
| 1 | 0 | 0 | 1 | $1 / \mathrm{T}=\mathrm{F}_{\mathrm{SY}} / 8, \mathrm{~T} 1 / \mathrm{T}=1 / 2$ |
| 1 | 0 | 1 | 0 | $1 / \mathrm{T}=\mathrm{F}_{\mathrm{SY}} / 12, \mathrm{~T} 1 / \mathrm{T}=1 / 4$ |
| 1 | 0 | 1 | 1 | 1 ( No Carrier) |
| 1 | 1 | 0 | 0 | $1 / \mathrm{T}=\mathrm{F}_{\mathrm{SYS}} / 12, \mathrm{~T} 1 / \mathrm{T}=1 / 2$ |
| 1 | 1 | 0 | 1 | $1 / \mathrm{T}=\mathrm{F}_{\mathrm{SY}} / 8, \mathrm{~T} 1 / \mathrm{T}=1 / 4$ |
| 1 | 1 | 1 | 0 | $1 / \mathrm{T}=\mathrm{F}_{\mathrm{SYS}} / 11, \mathrm{~T} 1 / \mathrm{T}=4 / 11$ |
| 1 | 1 | 1 | 1 | 1 (No Carrier) |



ATOM1.0 Family

### 6.7. Carrier Frequency Generation

## - Waveform Example

$\checkmark$ REM output is the inverse of REMI*
$\checkmark$ Since the IR. LED drive transistor in ATOM is a N-Type, IR. LED is turned on when REMI* is high.


### 6.8. POR \& LVD : Power-On Reset

## Prefiminary

$\bullet$ On-chip power-on reset is a logical OR of RC-POR and LVD-POR
RC-POR operates when the rising time of power ( $\mathrm{V}_{\mathrm{DD}}$ ) is short.

## On-chip LVD

$\checkmark$ Provides power-on reset when the rising time of power is relatively long.
$\checkmark$ Power-on reset voltage is 1.7 V .
$\checkmark$ Provides power-fail reset when the power goes down below 1.6 V .
After POR pulse is off, the internal clock stabilization counter starts to run, which lengthens power-on reset about 4.5 ms .

$\checkmark$ LVCFG (0Fh) : LVD Configuration Register

| POR | Reserved | Reserved | Reserved |
| :---: | :---: | :---: | :---: |
| $R / W(1)$ | $R(X)$ | $R / W(0)$ | $R / W(0)$ |

- Reserved: Do not set these bits for the future compatibility.
- POR : Power-on-reset flag to distinguish cold reset. User need to mask out the reserved bits by AND oprtation when referring to this bit.


### 6.8. POR \& LVD : Condition for power notch

Power-on-reset is independent of power-rising slope.


Yellow Region : Only RC-POR operates. Blue Region : Only LVD-POR operates. Green Region : Both POR's operate at the same time.

- The cases of reset generation by VDD notch

Voltage
When VDD fails for a short time, the duration of notch (T) has limitation like above for the successful POR operation.
The duration ( $T$ ) will be changed by the VDD value and the transition time

### 6.9. WDT (Watchdog Timer)

## WDT

$\checkmark$ Free running counter which resets CPU every $2^{17}$ system clock cycles.
$\checkmark$ Although the counter length is fixed, WDT overflow period may vary according to the current frequency of system clock.
$\checkmark$ WDT is halt in STOP mode or disabled by user.

WDT is reset by
$\checkmark$ User S/W set WDTR bit in IFF[12]. WDTR bit is automatically cleared by H/W after WDT is reset.
$\checkmark$ Internal reset caused by any source is activated.
$\checkmark$ Entering SLEEP mode.
$\checkmark$ Start of FLASH programming (erase/write) by IAP.

## Run Control of WDT

$\checkmark$ WDT may be disabled if WDTE flag in IFF[13] is cleared.
$\checkmark$ When disabled WDT holds the state before.
$\checkmark$ User can modify WDTE if and only if MAP1 flag in IFF[11] is set and MAPO flag in IFF[10] is cleared.
$\checkmark$ WDTE is set by internal reset and also set by H/W when user sets SLEEP flag in IFF[14] or writes IAPCON SFR.

## Program Sequence to disable WDT

MOV L, \#11
SETB @L ; Enable MAP1
MOV L, \#13
CLR @L ; Disable WDT
MOV L, \#11
CLR @L ; Disable MAP1

## [Example of WDT Period]

| XT/RG | DIV2 | DIV1 | DIV0 | $\mathrm{F}_{\mathrm{OSC}}(\mathrm{MHz})$ | $\mathrm{F}_{\text {SYS }}$ | WDT Period (ms) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 1 | 1 | 3.64 | $\mathrm{~F}_{\text {osd }} 8$ | 288 |
| 0 | 0 | 0 | 0 | 7.28 | $\mathrm{~F}_{\text {osc }}$ | 18 |
| 0 | 1 | 1 | 0 | 7.28 | $\mathrm{~F}_{\mathrm{osc}} / 64$ | 1152 |

### 6.10. Reset Circuit

## Reset Sources

$\checkmark$ Power-on Reset (POR) when Power-Up.
$\checkmark$ Power-fail Reset
$\checkmark$ STOP mode Wake-up by changes in input port P0 or P1.
$\checkmark$ WDT Overflow for abnormal condition or SLEEP mode.
$\checkmark$ Clock source change (State change of CKCFG[3]).

## Device Reset Timer

$\checkmark$ Once set, internal reset remains high until the DRT (Device Reset Timer) is expired.
$\checkmark$ The reset time depends on the configuration of system clock in CKCFG SFR.
$\checkmark$ For an instance, the period for $2^{12}$ is 9 ms when $\mathrm{F}_{\text {sYs }}$ is 455 KHz .
$\checkmark$ Note that CKCFG is not affected by internal reset.
$\checkmark$ For power-on reset, the reset time is about 4.5 ms .


### 6.11. Power Management : 3 Modes

- Active Mode
$\checkmark$ CPU and peripheral are running.
- Sleep Mode
$\checkmark$ Only WDT is running.
$\checkmark$ I/O ports hold the state before sleep mode.
$\checkmark$ Wake-up by WDT overflow.
$\checkmark$ The longest period of WDT overflow is 1.1 second when the internal RING clock is used.
$\checkmark$ Device is reset.


## Stop Mode

$\checkmark$ All of the device function including external clock oscillator stops running.
$\checkmark$ I/O ports hold the state before stop mode.
$\checkmark$ Wake-up by input pin (PO, P1) changes.
$\checkmark$ Device is reset.

### 6.12. In Application Programming (I AP)

## Prefiminary

## In Application Programming

$\checkmark$ User S/W can read or modify specific regions of FLASH with IAP function during operation.
$\checkmark$ The EEPO/1 regions may be used as program memory or data memory.
$\checkmark$ CPU is halt during IAP and continues execution after IAP from the next instruction which set IAPCON.
$\checkmark$ It takes 6 system clocks to read a byte with IAP.
$\checkmark$ It takes about 2 ms to write(erase) a byte with IAP.
$\checkmark$ When user attempts to write IAPCON, WDTE bit in IFF[13] is also set.
$\checkmark$ If IAP operation is erase or write, WDT is reset before the programming is started.

## IAP Related SFR

$\checkmark$ DPH / DPL : Least significant 6-bit address for IAP.
$\checkmark$ GDH / GDL : 8-bit data buffer for read or write by IAP.
$\checkmark$ IAPCON : IAP control SFR. Automatically cleared to zero after IAP is done.

## IAP Enable Condition

$\checkmark$ IAP can not erase or write INFO region.
$\checkmark$ IAPCON can be written if and only if

- MAPO bit in IFF[10] is cleared,
- MAP1 bit in IFF[11] is set,
- and corresponding bit in CFGWD[2:1] is set.
$\checkmark$ When IAP is blocked by above condition, "MOV IAPCON, A" instruction is like "NOP" instruction.
$\checkmark$ IAPCON (09h) : IAP Control Register

| RGS1 | RGS0 | OPS1 | OPS0 |
| :---: | :---: | :---: | :---: |
| R/W(0) | R/W(0) | R/W(0) | R/W(0) |
| RGS[1:0] : Select IAP region |  |  |  |
| OPS[1:0]: Select IAP function |  |  |  |


| RGS1 | RGSO | IAP Region |
| :---: | :---: | :---: |
| 0 | 0 | EEP0 $(0 \times 1 \mathrm{CO} 0 \sim 0 \times 1$ FF $)$ |
| 0 | 1 | EEP1 $(0 \times 3 \mathrm{CO} \sim 0 \times 3$ FF) |
| 1 | 0 | INFO $(0 \times 0 \sim 0 \times 7)$ |
| 1 | 1 | Reserved |


| OPS1 | OPSO | IAP Function |
| :---: | :---: | :---: |
| 0 | 0 | No operation |
| 0 | 1 | Byte Read |
| 1 | 0 | Byte Erase |
| 1 | 1 | Byte Write |

ATOM1.0 Family

### 6.12. In Application Programming (I AP)

## Prefiminary

## Electrical Characteristic of IAP

$\checkmark$ Note that the program time depends on the configuration of system clock frequency.
$\checkmark$ If the system clock frequency is out of IAP range, user need to change $F_{\text {SYs }}$ before and after IAP by configuring CKCFG SFR.

| Parameter | Symbol | MIN | TYP | MAX | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Power Supply <br> Voltage | $\mathrm{V}_{\mathrm{DD}}$ | 2.7 | - | 5.5 | V |
| System Clock <br> Frequency | $\mathrm{F}_{\text {SYS }}$ | 5 | $\mathbf{8}$ | 11 | MHz |
| Write /Erase <br> Time | Tp | 1.5 | $\mathbf{2 . 0}$ | 3.3 | ms |

## Information Region

| ADDRESS | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemonic | CFGWD |  |  |  |  |  |  |  |

$\checkmark$ The first byte contains CFGWD
$\checkmark$ May be used to store user ID, or checksum, etc.
$\checkmark$ Only the full chip erase function of ISP can erase this region.

## FLASH Regions

$\checkmark$ EEPROM area is a part of program memory.

| 0x3FF | FLASH <br> 1 K Byte |  | EEP1 |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
|  |  |  | EEPO |
|  |  |  |  |

## CFGWD : Configuration Word

$\checkmark$ CFGWD[0] (ISP_LOCK) : Disable read, write, or erase by ISP except the full chip erase.
$\checkmark$ CFGWD[1] (IAP_RE) : Enable read by IAP.
$\checkmark$ CFGWD[2] (IAP_PE) : Enable write or erase by IAP.

## 7. Absolute Maximum Ratings

## Prefiminary

- Absolute Maximum Ratings

| Symbol | Parameter | Rating | Unit |
| :---: | :--- | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC supply voltage | -0.5 to 6.5 | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | DC input voltage | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{~V}_{\mathrm{OUT}}$ | DC output voltage | -0.5 to $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
| $\mathrm{I}_{\mathrm{OH}}$ | DC output high current | One $\mathrm{I} / \mathrm{O}$ pin active $:-25$ | mA |
|  |  | All $\mathrm{I} / \mathrm{O}$ pin active $:-100$ | mA |
| $\mathrm{I}_{\mathrm{OL}}$ | DC output low current | One I/O pin active $: 30$ | mA |
|  |  | All I/O pin active $: 150$ | mA |
|  |  | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |

- Recommended Operating Conditions

| Symbol | Parameter | Rating | Unit |
| :---: | :--- | :--- | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | DC supply voltage | 1.8 to 5.5 | V |
| $\mathrm{~T}_{\mathrm{A}}$ | Industrial temperature range | -20 to 85 | ${ }^{\circ} \mathrm{C}$ |

## 8. DC Characteristics

## Prefiminary

* $\mathrm{TA}==-20^{\circ} \mathrm{C} \sim+85^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \sim 5.5 \mathrm{~V}$ unless otherwise specified.

| Parameter | Symbol | Pin | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Input Low Voltage | $\mathrm{V}_{\text {ILI }}$ | P0, P1 , P2 , P3, P4.3, P4.2 | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | -0.5 | - | $0.2 \mathrm{~V}_{\text {DD }}-0.1$ | V |
|  | $\mathrm{V}_{\text {IL2 }}$ | XI / P4.0, XO / P4.1 |  | -0.5 | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ |  |
| Input high Voltage | $\mathrm{V}_{\mathrm{IH} 1}$ | P0, P1 , P2 , P3, P4.3, P4.2 | $\mathrm{V}_{\mathrm{DD}}=1.8 \mathrm{~V} \sim 5.5 \mathrm{~V}$ | $0.2 \mathrm{~V}_{\mathrm{DD}}+1.0$ | - | $\mathrm{V}_{\mathrm{DD}}+0.5$ | V |
|  | $\mathrm{V}_{\mathrm{H} 2}$ | XI / P4.0, XO / P4.1 |  | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | $\mathrm{V}_{\mathrm{DD}}+0.5$ |  |
| Input High Leakage Current | $\mathrm{I}_{\mathrm{IH}}$ | All pins except XI, XO | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ | -1 | - | +1 | $\mu \mathrm{A}$ |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL}}$ | P0, P1, P2, P3, P4 | $\begin{gathered} \mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA} @ \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ \left(\mathrm{I}_{\mathrm{OL}}=3 \mathrm{~mA} @ \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}\right) \end{gathered}$ | - | - | $0.3 \mathrm{~V}_{\text {D }}$ | V |
| Output Low Voltage | $\mathrm{V}_{\mathrm{OL} 2}$ | REM | $\mathrm{I}_{\mathrm{OL} 2}=280 \mathrm{~mA} @ \mathrm{~V}_{\mathrm{DD}}=3 \mathrm{~V}$ | - | - | 0.4 | V |
| Output High Voltage | $\mathrm{V}_{\mathrm{OH}}$ | P2 (Configured as push-pull output) | $\begin{gathered} \mathrm{I}_{\mathrm{OH}}=-15 \mathrm{~mA} @ \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ \left(\mathrm{I}_{\mathrm{OH}}=-2 \mathrm{~mA} @ \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}\right) \end{gathered}$ | $0.7 \mathrm{~V}_{\text {D }}$ | - | - | V |
| Output High Voltage | $\mathrm{V}_{\text {OHP }}$ | Pull-up current | $\begin{gathered} \mathrm{I}_{\mathrm{OHP}}=-40 \mathrm{uA} @ \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ \left(\mathrm{I}_{\mathrm{OHP}}=-15 \mathrm{uA} @ \mathrm{~V}_{\mathrm{DD}}=2.2 \mathrm{~V}\right) \end{gathered}$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
| Pin Capacitance | $\mathrm{C}_{10}$ | All | $V_{D D}=5 \mathrm{~V}$ | - | 10 | - | pF |

## 9. AC Characteristics

* $\mathrm{TA}=-20^{\circ} \mathrm{C} \sim+85^{\circ} \mathrm{C}$ unless otherwise specified. $\mathrm{TBD}=\mathrm{To}$ Be Determined.

| Parameter | Symbol | Pin | Conditions | Value |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | Min. | Typ. | Max. |  |
| Oscillator Frequency (Internal Clock) | $\mathrm{F}_{\text {OSC }}$ |  | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | - |  | 10 | MHz |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | - |  | 5 |  |
| Oscillator Frequency <br> (External Clock) | Fosc | XI, XO | $2.7 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | - | - | 10 | MHz |
|  |  |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}}<2.7 \mathrm{~V}$ | - | - | 5 |  |
| System Frequency | $\mathrm{F}_{\text {SYS }}$ |  | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 1/64 | - | 1 | $\mathrm{F}_{\text {OSC }}$ |
| External Input Width | $\mathrm{t}_{\text {INT }}$ | P0, P1, P2, P3, P4 | $1.8 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD}} \leq 5.5 \mathrm{~V}$ | 12 | - | - | $\mathrm{F}_{\text {SYS }}$ |

External Input to Port


ATOM1.0 Family

## 10. Package Dimensions : 20-SOI C(Narrow/J EDEC)

## Prefiminary


[20-SOI C (Narrow)]

Seating Plane

Notes:

1. Dimension $D$ \& $E$ include mold mismatch and are determined at the mold parting line
2. General appearance spec. should be based on final visual inspection spec.
[20-SOI C (J EDEC)]

| Symbol | Dimension in Inches |  |  | Dimension in mm |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. | Min. | Nom. | Max. |  |
| A | - | - | 0.106 | - | - | 2.7 |  |
| $\mathrm{~A}_{\mathrm{b}}$ | 0.004 | - | - | 0.1 | - | - |  |
| b | 0.013 | 0.016 | 0.020 | 0.324 | 0.4 | 0.51 |  |
| E | 0.264 | 0.295 | 0.324 | 6.71 | 7.5 | 8.23 |  |
| $\mathrm{H}_{0}$ | 0.495 | 0.504 | 0.512 | 12.57 | 12.8 | 13 |  |
| $\mathrm{H}_{\mathrm{E}}$ | 0.394 | 0.406 | 0.419 | 10.0 | 10.3 | 10.643 |  |
| L | 0.016 | - | 0.052 | 0.406 | - | 1.32 |  |
| a | $0^{\circ}$ | - | $8^{\circ}$ | $0^{\circ}$ | - | $8^{\circ}$ |  |
| e | 0.050 BSC |  |  |  | 1.27 BSC |  |  |

[^0]2. General appearance spec. should be based on final visual inspection spec.

## 10. Package Dimensions : 24-SOI C


[24-SOI C]

| Symbol | Dimension in Inches |  |  | Dimension in mm |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. | Min. | Nom. | Max. |
| A | 0.094 | 0.098 | 0.102 | 2.40 | 2.50 | 2.60 |
| $\mathrm{A}_{1}$ | 0.004 | 0.008 | 0.012 | 0.10 | 0.20 | 0.30 |
| b | 0.014 | 0.017 | 0.019 | 0.36 | 0.42 | 0.49 |
| D |  | 0.550 |  |  | 13.97 |  |
| E | 0.291 | 0.295 | 0.299 | 7.40 | 7.50 | 7.60 |
| $\mathrm{H}_{0}$ | 0.598 | 0.606 | 0.614 | 15.20 | 15.40 | 15.60 |
| $\mathrm{H}_{\mathrm{E}}$ | 0.398 | 0.406 | 0.413 | 10.10 | 10.30 | 10.50 |
| L | 0.004 | 0.010 | 0.016 | 0.10 | 0.25 | 0.40 |
| a | $0^{\circ}$ |  | $8^{\circ}$ | $0^{\circ}$ | ${ }^{2}$ | $8^{\circ}$ |
| e |  | 0.050 BSC |  |  | 1.27 BSC |  |

Notes:

1. Dimension D \& E include mold mismatch and are determined at the mold parting line
2. General appearance spec. should be based on final visual inspection spec

## 10. Package Dimensions : 8-SPDI P/ SOI C

## Prefiminary


[8-SOI C]

| Symbol | Dimension in Inches |  |  | Dimension in mm |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min. | Nom. | Max. | Min. | Nom. | Max. |  |  |
| A | 0.068 | 0.072 | 0.075 | 1.73 | 1.82 | 1.90 |  |  |
| $\mathrm{~A}_{1}$ | 0.004 | 0.007 | 0.010 | 0.10 | 0.18 | 0.26 |  |  |
| b | 0.012 | 0.016 | 0.020 | 0.31 | 0.41 | 0.51 |  |  |
| D | - | 0.150 | - | - | 3.81 | - |  |  |
| E | 0.146 | 0.154 | 0.161 | 3.70 | 3.90 | 4.10 |  |  |
| $\mathrm{H}_{0}$ | 0.185 | 0.193 | 0.201 | 4.70 | 4.90 | 5.10 |  |  |
| $\mathrm{H}_{\mathrm{E}}$ | 0.224 | 0.236 | 0.248 | 5.70 | 6.00 | 6.30 |  |  |
| L | 0.017 | 0.026 | 0.035 | 0.42 | 0.65 | 0.88 |  |  |
| a | $0^{\circ}$ | - | $8^{\circ}$ | $0^{\circ}$ | - | $8^{\circ}$ |  |  |
| e | 0.050 BSC |  |  |  | 1.27 BSC |  |  |  |

Notes:

1. Dimension D \& E include mold mismatch and are determined at the mold parting line.
2. General appearance spec. should be based on final visual inspection spec.

## 11. Product Numbering System

## Prefiminary



## 12. Supporting tools



## Appendix A : I nstruction Set (1/ 19)

## Preliminary

Abbreviations and Symbols

| Symbol | Description | Symbol | Description |
| :---: | :---: | :---: | :---: |
| PC | The program counter. | (PC) | The contents of PC. |
| A | The accumulator register (ACC). | (A) | The contents of ACC. |
| C | The carry flag. | (C) | The contents of C . |
| SP | The stack pointer register. Concatenation of SPH and SPL. | M[SP] | The contents of RAM addressed by SP. |
| (DP) | The contents of DPTR. | (SP) | The contents of SP. |
| DP | The data pointer register (DPTR). Concatenation of DPH and DPL. | M[DP] | The contents of RAM addressed by DPTR. |
| H | The high nibble of the data pointer (DPH). | (H) | The contents of DPH. |
| L | The low nibble of the data pointer (DPL). | (L) | The contents of DPL. |
| F[L] | The contents of indirect function flag (IFF) addressed by DPL. | rel | 8-bit signed displacement value for relative branch (-128 $\leq$ rel $\leq 127$ ). |
| \#data | 4-bit data operand | addr | 12-bit absolute branch address. |
| dir | 4-bit direct address of SFRs ( $0 \leq$ dir $\leq 15$ ) | R[dir] | The contents of SFR or read value of ports. |
| bit | 2-bit pointer of the bit in data memory addressed by DPTR ( $0 \leq$ bit $\leq 3$ ). | M[DP].bit | The value of memory bit which is addressed by DPTR and bit. |
| @ | Prefix for indirect address | Pm.n | Value of bit n of I/O port m. |
| $\leq$ | Less than or equal to |  | Value of PC for current instruction. |
| $\leftarrow$ | Transfer | $\leftrightarrow$ | Exchange |
| = | Equal to | \# | Not equal to |
| $>$ | Greater than | $<$ | Less than |
| + | Addition | - | Subtraction |
| \& | Bitwise logical AND | 1 | Bitwise logical OR |
| ^ | Bitwise logical Exclusive-OR | $\sim$ | Bitwise logical complement |
| \{b,b\} | Concatenation of bits |  |  |

ATOM1.0 Family

## Appendix A : I nstruction Set (2/ 19)

## Prefiminary

## OPCODE Map

| H + | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | NOP | $\begin{aligned} & \text { SETB } \\ & \text { C } \end{aligned}$ | PUSH A | POP A | INC DPTR | DEC DPTR | INC @DP | DEC @DP | $\begin{aligned} & \text { ADD } \\ & \text { A, } \\ & \text { @DP } \end{aligned}$ | ADDC <br> A, <br> @DP | CPL A | SUB <br> A, <br> @DP | ANL <br> A, <br> @DP | ORL <br> A, <br> @DP | XRL <br> A, @DP | RRC |
| 1 | CLR C | INCA | ADD A, | data |  |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & \mathrm{DEC} \\ & \mathrm{~A} \end{aligned}$ |
| 2 | MOV L, \#data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 3 | MOV H, \#data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 4 | MOVI @DP, \#data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 5 | CLR A | MOV A, \#data |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 6 | MOV dir, A |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 7 | MOV A, dir |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 8 | $\begin{aligned} & \text { MOV } \\ & \text { A, } \\ & \text { @DP } \end{aligned}$ | $\begin{aligned} & \mathbf{X C H} \\ & \text { A, } \\ & \text { @DP } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { L, } \\ & \text { @DP } \end{aligned}$ | MOV <br> @DP, <br> A | $\begin{aligned} & \text { MOVI } \\ & \text { @DP, } \end{aligned}$ | $\begin{aligned} & \text { MOV } \\ & \text { D } \\ & \text { @DP, } \\ & \text { A } \end{aligned}$ | $\begin{aligned} & \text { CLR } \\ & \text { @L } \end{aligned}$ | $\begin{aligned} & \text { SETB } \\ & \text { @L } \end{aligned}$ | CLR bit |  |  |  | SETB |  |  |  |
| 9 | RET | $\begin{aligned} & \text { DJ NZ } \\ & \text { A, rel } \end{aligned}$ | $\begin{aligned} & \text { CJNE } \\ & \text { A,@D } \\ & \text { P, rel } \end{aligned}$ | $\begin{aligned} & \text { CJLE LE } \\ & \text { A,@D } \\ & \text { P, rel } \end{aligned}$ |  |  | $\underset{\text { rel }}{\text { JNC }}$ | JC rel | J NB bit |  |  |  | JB bit |  |  |  |
| A | CJ NE L, \#data, rel |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| B | CJ NE @DP, \#data, rel |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| C | CJ NE A, \#data, rel |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| D | CJ NE A, dir, rel |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| E | J MP addr |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| F | CALL addr |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## Appendix A : I nstruction Set (3/ 19)

## Prefiminary

## ADD A, \#data

Binary Code

Description
0001 dddd

Adds the 4-bit data to the Accumulator. The result is stored in Accumulator. When adding unsigned integers, the carry flag indicates an overflow.

Operation
Carry Flag
Bytes1

Cycles 1
$\begin{array}{lll}\text { Example } & \text { CLR A } & \text {; Clear ACC } \\ & \text { ADD A, \#2 } & \text {; Add } 2 \text { to ACC. ACC contains } 2 .\end{array}$

## ADD A, @DP

Binary Cod

| 0000 | 1000 |
| :--- | :--- |

Description
Adds the contents of indirect data memory to the Accumulator. The result is stored in Accumulator. When adding unsigned integers, the carry flag indicates an overflow.

Operation
$(A) \leftarrow(A)+M[D P]$
Carry Flag Set if a carry occurred, cleared otherwise.
Bytes 1
Cycles 1
Example ; Assumes M[DP] contains 2
MOV A, \#8 ; Set ACC as 8.
ADD A, @DP ; The result, 10 is stored in ACC.

## ADDC A, @DP

Binary Code
Description

| 0000 | 1001 |
| :--- | :--- |

Simultaneously adds the contents of indirect data memory, the carry flag and the Accumulator. The result is stored in Accumulator.
When adding unsigned integers, the carry flag indicates an overflow.

Operation $\quad(A) \leftarrow(A)+M[D P]+(C)$
Carry Flag Set if a carry occurred, cleared otherwise.
Bytes 1
Cycles 1
Example ; Assumes M[DP] contains 2 and C is 1 . MOV A, \#8 ; Set ACC as 8.
ADDC A, @DP ; The result, 11 is stored in ACC.

## Appendix A : I nstruction Set (4/ 19)

## Prefiminary

## ANL A, @DP

Binary Code
Description

| 0000 | 1100 |
| :--- | :--- |

ANL performs the bitwise logical-AND operation between the indirect data memory and ACC. The result is stored in Accumulator.

Operation $\quad(A) \leftarrow(A) \& M[D P]$
Carry Flag Not affected.
Bytes
1
Cycles
Example
; Assumes M[DP] contains 2
MOV A, \#0xA ; Set ACC as 10. ANL A, @DP ; The result, 2 is stored in ACC.

## CALL addr

Binary Code
Description
Unconditionally calls a subroutine located at the indicated 12 -bit address. The instruction increments the PC twice to obtain the address of the following instruction, then push the result onto the stack (low-order nibble first). The stack pointer is incremented three times. The destination address is obtained by concatenating four low-order bits of the opcode byte and the second byte of the instruction.

Operation
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$
$\mathrm{M}[\mathrm{SP}] \leftarrow\left(\mathrm{PC}_{3-0}\right)$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ $\mathrm{M}[\mathrm{SP}] \leftarrow\left(\mathrm{PC}_{7-4}\right)$ $(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$ $\mathrm{M}[\mathrm{SP}] \leftarrow\left(\mathrm{PC}_{11-8}\right)$ $(\mathrm{PC}) \leftarrow$ addr

Carry Flag Not affected.
Bytes 2
Cycles 2
Example CALL SUBR ; Call subroutine located ; at the label SUBR.

## Appendix A : I nstruction Set (5/ 19)

CJ LE A, @DP, rel
Binary Code

| 1001 | 0011 | rrrr | rrrr |
| :--- | :--- | :--- | :--- |
|  |  |  |  |

Compares the contents of ACC and the indirect memory, and branches if the value in ACC is less than or equal to that in memory.
The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of both operands are not affected by comparison.
The carry flag is set if the contents are equal.
Operation
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
IF $(\mathrm{A}) \leq \mathrm{M}[\mathrm{DP}]$ THEN $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel
Carry Flag
$\operatorname{IF}(A)=M[D P]$
THEN $(C) \leftarrow 1$
ELSE $(C) \leftarrow 0$.
Bytes
2
Cycles 2
Example ; Assumes M[DP] contains 11, ACC 5.
CJLE A, @DP, CMP_LE; Branches to CMP_LE
......
; IF (A) > M[DP]
CMP_LE:
JC CMP_EQ
;
; IF (A) < M[DP]
CMP_EQ: ...... ; IF $(A)=$ M[DP]

CJ NE @DP, \#data, rel

Binary Code | 1011 | dddd | rrrr | rrrr |
| :---: | :---: | :---: | :---: |
|  |  |  |  |

## Appendix A : I nstruction Set (6/ 19)

CJ NE A, \#data, rel
Binary Code
Description
Compares the contents of Accumulator and data in four low-order bits of opcode, and branches if their values are not equal. The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of ACC is not affected. The carry flag is set if the unsigned integer value of ACC is less than the unsigned integer value of the data; otherwise, the carry is cleared.

Operation
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
IF $(\mathrm{A}) \neq$ \#data THEN $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel
Carry Flag IF (A) < \#data THEN (C) $\leftarrow 1$

$$
\text { ELSE }(\mathrm{C}) \leftarrow 0 .
$$

Bytes 2
Cycles 2
Example ; Assumes ACC contains 11.
CJNE A, \#8, CMP_NE ; Branches to CMP_NE ...... ; IF $(A)=8$
CMP_NE: JC CMP_LT ; Branch is not taken.
CMP_LT: ...... ; IF $(A)<8$

CJ NE A, @DP, rel
Binary Code
Description
Compares the contents of ACC and the indirect memory, and branches if their values are not equal.
The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of both operands are not affected by comparison.
The carry flag is set if the unsigned integer value of ACC is less than the unsigned integer value of M[DP]; otherwise, the carry is cleared.

Operation
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
IF $(A) \neq M[D P]$ THEN $(P C) \leftarrow(P C)+$ rel
Carry Flag

Bytes
Cycles
2
Example ; Assumes M[DP] and ACC contain 15. CJNE A, @DP, CMP_NE ; Branch is not taken. $\ldots . . . \quad$ IF $(A)=M[D P]$
CMP_NE:

CMP_GT:
JNC CMP GT
; IF $(A) \neq M[D P]$
......
; IF (A) < M[DP]
; IF $(A)>M[D P]$

## Appendix A : I nstruction Set (7/19)

## Prefiminary

CJ NE A, dir, rel
Binary Code
Description

| 1101 | dddd | rrrr | rrrr |
| :--- | :--- | :--- | :--- |

Compares the contents of ACC and that of SFR addressed by four low-order bits of opcode, and branches if their values are not equal.
The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of both operands are not affected by comparison.
The carry flag is set if the unsigned integer value of ACC is less than the unsigned integer value of the SFR; otherwise, the carry is cleared.
Operation
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
IF $(A) \neq$ R[dir] THEN $(P C) \leftarrow(P C)+$ rel
Carry Flag
IF $(A)<$ R[dir] THEN $(C) \leftarrow 1$
ELSE $(\mathrm{C}) \leftarrow 0$.
Bytes
2
Cycles
2
Example ; Wait until PO (Port 0 ) is $0 x E$.
MOV A, \#0xE
CJNE A, PO, . ; Self looping with "."

CJ NE L, \#data, rel
Binary Code
Compares the contents of DPL and data in four low-order bits of opcode, and branches if their values are not equal.
The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of DPL is not affected. The carry flag is set if the unsigned integer value of DPL is less than the unsigned integer value of the data; otherwise, the carry is cleared.

| Operation | $(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$ |
| :---: | :---: |
|  | IF $(\mathrm{L}) \neq$ \#data THEN $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel |
| Carry Flag | IF $(\mathrm{L})<$ \#data THEN $(\mathrm{C}) \leftarrow 1$ |
|  | ELSE $(\mathrm{C}) \leftarrow 0$. |
| Bytes | 2 |
| Cycles | 2 |
| Example | ; Looping with DPL |
|  | MOV L, \#9 $\quad ;(\mathrm{L}) \leftarrow 9$ |
| LOOP_L: | ; Operations in loop |
|  | ; Operations in loop |
|  | DEC DPTR $\quad ;(\mathrm{DP}) \leftarrow(\mathrm{DP})-1$ |
|  | CJNE $\mathrm{L}, \# 0$, LOOP_L ; Repeat until ( L ) is 0 . |

$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
IF $(\mathrm{L}) \neq$ \#data THEN $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel
Carry Flag IF (L) < \#data THEN (C) $\leftarrow 1$
ELSE $(C) \leftarrow 0$.
sytas
; Looping with DPL
MOV L, \#9 ; L ) $\leftarrow 9$
DEC DPTR $\quad ;(D P) \leftarrow(D P)-1$
CJNE $\mathrm{L}, \# 0$, LOOP_L ; Repeat until ( L ) is 0 .

## Appendix A : I nstruction Set (8/ 19)

## CLR @L

Binary Code
Description

| 1000 | 0110 |
| :--- | :--- |

Clears the indirect function flag addressed by DPL.
Operation
$\mathrm{F}[\mathrm{L}] \leftarrow 0$
Carry Flag Not affected.
Bytes
1
Cycles 1
Example ; Assumes P2 contains 0xF.
MOV L, \#1 ; L ) $\leftarrow 1$
CLR @L ; P2.1 $\leftarrow 0$
MOV A, \#0xD ; (A) $\leftarrow 13$
CJNE A, P2, ERROR ; Check if P2.1 is 0 .

## CLR A

Binary Code

| 0101 | 0000 |
| :--- | :--- |

Description
Clears the accumulator.
This is an abbreviation of MOV A, \#0.
Operation $\quad(A) \leftarrow 0$
Carry Flag Not affected.
Bytes 1
Cycles 1
Example CLR A

## CLR C

Binary Code
Description

| 0001 | 0000 |
| :--- | :--- |

Clears the carry flag. This is the same as "ADD A, \#0".

Operation
$(A) \leftarrow(A)+0$
Carry Flag
$(C) \leftarrow 0$
Bytes
1
Cycles 1
Example CLR C

## CLR bit

Binary Code
Description

Operation
Carry Flag
Bytes
1
Cycles 1
Example ; Assumes M[DP] contains 7.

$$
\text { CLR } 2 \quad ; \text { M } 2 \mathrm{DP}] .2 \leftarrow 0
$$

CJNE @DP, \#3, ERROR ; Check result
ATOM1.0 Family

## Appendix A : I nstruction Set (9/19)

CPL A
Binary Code
Description
Operation
Carry Flag
Bytes
Cycles
Example
MOV A, PO
CPL A

| 0000 | 1010 |
| :--- | :--- |

(A) $\leftarrow \sim(A)$

Not affected.
1
1

## DEC @DP

Binary Code
Description
; complement of P0
; $(\mathrm{A}) \leftarrow \mathrm{PO}$ ; ACC contains 1's

Complements the contents of ACC.

## DEC A

Binary Code
Description
Decrements the contents of ACC.
This is the same as "ADD A, \#15".
Carry is cleared when the borrow occurs; otherwise, carry is set.

Operation
$(A) \leftarrow(A)+15$
IF $(\mathrm{A})=0$ THEN $\mathrm{C} \leftarrow 0$
ELSE $C \leftarrow 1$.
Bytes
Cycles 1
Example DEC A

## DEC DPTR

Binary Code
Description
Operation
(DP) $\leftarrow(D P)-1$
Carry Flag
Bytes
Cycles 1
Example ; Assumes DPTR contains 0. DEC DPTR ; By underflow, all bits ; of DPH and DPL are set.
DEC DP ; This is also valid.

## Appendix A : Instruction Set (10/ 19)

DJ NZ A, rel
Binary Code
Description

| 1001 | 0001 | rrrr | rrrr |
| :--- | :--- | :--- | :--- |

Decrements the contents of ACC, and branches if the result is not zero.
The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction.
Carry is cleared when the borrow occurs; otherwise, carry is set.

Operation $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(A) \leftarrow(A)-1$
IF $(\mathrm{A}) \neq 0$ THEN $(\mathrm{PC}) \leftarrow(\mathrm{PC})+\mathrm{rel}$
Carry Flag $\operatorname{IF}(A)=0$ THEN $(C) \leftarrow 0$
ELSE $(C) \leftarrow 1$.
Bytes 2
Cycles 2
Example MOV A, @DP
DJNZ A, ACC_NZ

ACC_NZ: JNC ACC_ZERO

## INC @DP

Binary Code
Description
Increments the value of data memory addressed indirectly by DPTR.
Operation
Carry Flag
Bytes
$M[D P] \leftarrow M[D P]+1$
Not affected.

Cycles
Example INC @DP

INCA
Binary Code

| 0001 | 0001 |
| :--- | :--- |

Description
Increments the contents of ACC. This is the same as "ADD A, \#1". Carry is set when the overflow occurs; otherwise, carry is cleared.

Operation
$(A) \leftarrow(A)+1$
Carry Flag $\operatorname{IF}(A)=15$ THEN $C \leftarrow 1$
ELSE $C \leftarrow 0$.
Bytes 1
Cycles 1
Example INC A

## Appendix A ：I nstruction Set（11／19）

## I NC DPTR

Binary Code
Description
Operation
$(D P) \leftarrow(D P)+1$
Carry Flag
Not affected．
Bytes
1
Cycles
Example ；Assumes all bits of DPTR is 1. INC DPTR ；By roll over，all bits ；of DPH and DPL are cleared． INC DP ；This is also valid．

## JB bit，rel

Binary Code
Description
Branches if the bit in data memory is 1 ．The address is given by DPTR and bit position is given by two least significant bits of opcode ． The branch destination is computed by adding the signed relative－displacement in the second byte of the instruction to the PC，after incrementing the PC to the start of the next instruction．The contents of memory is not affected．

Operation $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
IF M［DP］．bit $=1$ THEN $(P C) \leftarrow(P C)+$ rel
Carry Flag Not affected．
Bytes 2
Cycles 2
Example JB 0，L＿BIT＿SET
．．．．．．；IF M［DP］． $0=0$
L＿BIT＿SET：．．．．．．；IF M［DP］． $0=1$

## Appendix A : Instruction Set (12/ 19)

## JC rel

Binary Code
Description

| 1001 | 0111 |
| :--- | :--- |

Branches if the carry flag is 1 .
The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction.

Operation
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
IF $(\mathrm{C})=1$ THEN $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel
Carry Flag Not affected.
Bytes 2
Cycles 2
Example JC L_C_SET
$\ldots \ldots . \quad$ IF (C) $=0$
; IF (C) = 1

## J MP addr

Binary Code
Description
Transfers program execution to the indicated 12-bit address.
The destination address is obtained by concatenating the four low-order bits of the opcode byte and the second byte of the instruction.

Operation $\quad(P C) \leftarrow$ addr
Carry Flag Not affected.
Bytes 2
Cycles 2
Example JMP LABEL ; Jumps to LABEL.
JMP . ; Infinite loop

## Appendix A : Instruction Set (13/ 19)

J NB bit, rel
Binary Code
Description

| 1001 | 10 bb | rrrr | rrrr |
| :--- | :--- | :--- | :--- |

Branches if the bit in data memory is 0 . The address of memory is given by DPTR and bit position is given by two least significant bits of opcode .
The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction. The contents of memory is not affected.

Operation
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
IF M[DP].bit $=0$ THEN $(P C) \leftarrow(P C)+$ rel
Carry Flag Not affected.
Bytes 2
Cycles 2
Example JNB 3, L_BIT_ZERO
...... ; IF M[DP]. $3=1$
L_BIT_ZERO: ...... ; IF M[DP]. $3=0$

## J NC rel

Binary Code
Description
Branches if the carry flag is 0 .
The branch destination is computed by adding the signed relative-displacement in the second byte of the instruction to the PC, after incrementing the PC to the start of the next instruction.

$$
\begin{array}{ll}
\text { Operation } & (\mathrm{PC}) \leftarrow(\mathrm{PC})+2 \\
& \mathrm{IF}(\mathrm{C})=0 \text { THEN }(\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { rel }
\end{array}
$$

Carry Flag Not affected.
Bytes 2
Cycles 2
Example JNC L_C_ZERO
…. $\quad ; \operatorname{IF}(\mathrm{C})=1$
L_C_ZERO: ...... ; IF (C) = 0

## Appendix A : Instruction Set (14/ 19)

## MOV @DP, A

Binary Code
Description

| 1000 | 0011 |
| :--- | :--- |

The contents of ACC is copied to data memory whose address is given by DPTR.

Operation $\quad \mathrm{M}[\mathrm{DP}] \leftarrow(\mathrm{A})$

| Carry Flag | Not affected. |  |
| ---: | :--- | :--- |
| Bytes | 1 |  |
| Cycles | 1 |  |
| Example | MOV H, \#2 | $;(\mathrm{H}) \leftarrow 2$ |
|  | MOV L, \#14 | $;(\mathrm{L}) \leftarrow 14$ |
|  | MOV @DP, A |  |

## MOV A, \#data

| Binary Code | 0101 | dddd |  |
| :---: | :---: | :---: | :---: |
| Description | Sets ACC with the data given in four low-order bits of opcode. |  |  |
| Operation | (A) $\leftarrow$ \#data |  |  |
| Carry Flag | Not affected. |  |  |
| Bytes | 1 |  |  |
| Cycles | 1 |  |  |
| Example | MOV A, \#-1 ; (A) $\leftarrow 15$ |  |  |
|  | MOV A, \#0xC ; $(\mathrm{A}) \leftarrow 12$ |  |  |

## MOV A, @DP

Binary Code
Description

| 1000 | 0000 |
| :--- | :--- |

Copies the contents of data memory to ACC. The address of memory is given by DPTR.

Operation
$(A) \leftarrow M[D P]$
Carry Flag
Bytes
Cycles
Example
MOV H, \#1 $\quad ;(\mathrm{H}) \leftarrow 1$
MOV L, \#0 ; $(\mathrm{L}) \leftarrow 0$
MOV A, @DP

## MOV A, dir

Binary Code
Description
0111 dddd

The contents of SFR is copied to ACC.
The address of SFR is given by four low-order bits of opcode.

Operation
Carry Flag
Bytes
Cycles 1
Example MOV A, PO ; Read Port-0 into ACC.
MOV A, L ; Move DPL to ACC.
MOV A, SPH ; Move SPH to ACC.

## Appendix A : Instruction Set (15/ 19)

MOV H, \#data
Binary Code

Operation

## MOV L, @DP

Binary Code
Description

| 1000 | 0010 |
| :--- | :--- |

Copies the contents of data memory to DPL. The address of memory is given by DPTR.

Operation
$(L) \leftarrow M[D P]$
Carry Flag
Bytes
Cycles 1
Example MOV H, \#0
MOV L, \#3
MOV $L$, @DP ; $L$ is changed to M[DP]

## MOV dir, A

Binary Code
Description
0110 dddd

The contents of ACC is copied to SFR.
The address of SFR is given by four low-order bits of opcode.

Operation $\quad \mathrm{R}[\mathrm{dir}] \leftarrow(\mathrm{A})$
Carry Flag Not affected.
Bytes 1
Cycles 1
Example MOV PO, A ; Output ACC to Port-0.
MOV H, A ; Move ACC to DPH.
MOV DPH, A ; Move ACC to DPH.
MOV SPL, A ; Move ACC to SPL.

## Appendix A : Instruction Set (16/ 19)

## Prefiminary

## MOVD @DP, A

Binary Code
Description
The contents of ACC is copied to data memory whose address is given by DPTR. After that the data pointer is decremented.
Operation $\quad \mathrm{M}[\mathrm{DP}] \leftarrow(\mathrm{A})$
$(\mathrm{DP}) \leftarrow(\mathrm{DP})-1$
Carry Flag Not affected.
Bytes 1
Cycles 1
Example MOVD @DP, A

## MOVI @DP, A

Binary Code

| 1000 | 0100 |
| :--- | :--- |

Description
The contents of ACC is copied to data memory whose address is given by DPTR. After that the data pointer is incremented.

Operation $\quad \mathrm{M}[\mathrm{DP}] \leftarrow(\mathrm{A})$
$(\mathrm{DP}) \leftarrow(\mathrm{DP})+1$
Carry Flag Not affected.
Bytes 1
Cycles 1
Example MOVI @DP, A

## MOVI @DP, \#data

Binary Code
0100 dddd

Description
Set data memory whose address is given by DPTR with the data given in four low-order bits of opcode. After that the data pointer is incremented.

Operation $M[D P] \leftarrow$ \#data
$(\mathrm{DP}) \leftarrow(\mathrm{DP})+1$
Carry Flag Not affected.
Bytes 1
Cycles 1
Example ; Simple look-up of constant values
MOV L, \#0 ; Pointer to store MOV H, \#1 ; look-up values CALL TABLE

TABLE: MOVI @DP, \#0xC
MOVI @DP, \#0x0
MOVI @DP, \#0x0
MOVI @DP, \#0x1
RET

## Appendix A : Instruction Set (17/ 19)

## Prefiminary

## NOP

| Binary Code | 0000 | 0000 |
| :---: | :---: | :---: |

Description No operation.
Just fetches the next instruction.
Operation $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
Carry Flag Not affected.
Bytes

1
Cycles 1
Example NOP
POP A

| Binary Code | 0000 | 0011 |  |
| :---: | :---: | :---: | :---: |
| Description | The contents of stack top is moved to ACC. After that the stack pointer is decremented by 1. |  |  |
| Operation | $(A) \leftarrow M[S P]$ |  |  |
| Carry Flag | Not affected. |  |  |
| Bytes | 1 |  |  |
| Cycles | 1 |  |  |
| Example | ; Looping with variable stored in stack |  |  |
|  | MOV A, \#7 |  | ; Set loop count |
| LOOP_BGN: | PUSH A |  | ; Store loop index in stack. |
|  | ..... |  | ; Operations in loop |
|  | POP A |  | ; Restore loop index |
|  | DJNZ A, LOOP_BGN ; Iteration |  |  |

## ORL A, @DP

Binary Code
Description

| 0000 | 1101 |
| :--- | :--- |

ORL performs the bitwise logical-OR operation between the indirect data memory and ACC. The result is stored in Accumulator.

Operation
Carry Flag
Bytes 1
Cycles 1
Example ; Assumes M[DP] contains 1
MOV A, \#0xA ; Set ACC as 10.
ORL A, @DP ; The result, 11 is stored in ACC.

## PUSH A

Binary Code
Description

| 0000 | 0010 |
| :--- | :--- |

The stack pointer is incremented by 1 . Then the contents of ACC is copied to the stack.

Operation
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$
$M[S P] \leftarrow(A)$
Carry Flag Not affected.
Bytes 1
Cycles 1
Example

| PUSH A | ; Store ACC in stack |
| :--- | :--- |
| MOV A, \#0xE | ; Assign ACC for port output |
| MOV P2, A | ; Drive Port 2 |
| POP A | ; Restore ACC from stack |

ATOM1.0 Family

## Appendix A : Instruction Set (18/ 19)

RET
Binary Code
Description

Returns from subroutine.
The stack pointer is decremented three times.
Operation
$\left(\mathrm{PC}_{11-8}\right) \leftarrow \mathrm{M}[\mathrm{SP}]$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$
$\left(\mathrm{PC}_{7-4}\right) \leftarrow M[S P]$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$
$\left(\mathrm{PC}_{3-0}\right) \leftarrow M[S P]$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$
Carry Flag Not affected.
Bytes 1
Cycles 2
Example RET

## SETB C

Binary Code | 0000 | 0001 |
| :--- | :--- |
|  |  |

Description Sets the carry flag.
Operation
Carry Flag $\quad(C) \leftarrow 1$
Bytes 1
Cycles 1
Example SETB C

## RRC A

Binary Code
Description
Rotates right the contents of ACC with the carry flag.

Operation
$(\mathrm{A}) \leftarrow\left\{(\mathrm{C}),\left(\mathrm{A}_{3-1}\right)\right\}$
Carry Flag
$(\mathrm{C}) \leftarrow\left(\mathrm{A}_{0}\right)$
Bytes
Cycles 1
Example RRC A
JC AO_HIGH ; IF A $=1$ Branches

## SETB @L

Binary Code

| Description | Sets the indirect function flag <br> addressed by DPL. |
| ---: | :--- |
| Operation | $\mathrm{F}[\mathrm{L}] \leftarrow 1$ |
| Carry Flag | Not affected. |
| Bytes | 1 |
| Cycles | 1 |
| Example | ; Assumes P2 contains 0. |
|  | MOV L, \#1 |
|  | SETB @L |
|  | MOV A, \#2 |

## Appendix A : Instruction Set (19/ 19)

## Prefiminary

## SETB bit

Binary Code
Description

| 1000 | 11 bb |
| :--- | :--- |

Sets a bit in data memory indirectly addressed by DPTR. The bit position is obtained at the least significant two bits of opcode.

Operation
M[DP].bit $\leftarrow 1$
Carry Flag
Bytes
Not affected.

Cycles
1
Example ; Assumes M[DP] contains 5.
SETB 2 ; M[DP]. $2 \leftarrow 1$
CJNE @DP, \#7, ERROR ; Check result
SUB A, @DP
Binary Cod
Descriptio

| 0000 | 1011 |
| :--- | :--- |

Subtracts the contents of indirect data memory from the Accumulator. The result is stored in Accumulator. The carry flag is cleared if the unsigned value of ACC is less than unsigned value of M[DP]; otherwise, $C$ is set.

Operation
$(A) \leftarrow(A)-M[D P]$
Carry Flag
If $(A)<M[D P]$
THEN $(\mathrm{C}) \leftarrow 0$
ELSE $(\mathrm{C}) \leftarrow 1$.

Bytes 1
Cycles 1
Example SUB A, @DP

## XCH A, @DP

Binary Code
Description

| 1000 | 0001 |
| :--- | :--- |

Exchanges the contents of ACC and that of data memory addressed by DPTR.

Operation
(A) $\leftrightarrow M[D P]$

Carry Flag
Bytes
1
Cycles 1
Example XCH A, @DP

XRL A, @DP
Binary Code
Description
XRL performs the bitwise logical Exclusive-OR operation between the indirect data memory and ACC. The result is stored in Accumulator.

Operation
$(A) \leftarrow(A) \wedge M[D P]$
Carry Flag
Not affected.

## Bytes

1
Cycles 1
Example ; Assumes M[DP] contains 2 MOV A, \#0xA ; Set ACC as 10.
XRL A, @DP ; The result, 8 is stored in ACC.

## [How to Read a SFR Descriptions]



■ PO (00h) : Port 0 Output Register

| P0.3 | P0.2 | P0.1 | P0.0 |
| :---: | :---: | :---: | :---: |
| R/W(1) | R/W(1) | R/W(1) | R/W(1) |

■ P4 (01h) : Port 4 Output Register

| P4.3 | P4.2 | P4.1 | P4.0 |
| :---: | :---: | :---: | :---: |
| R/W(1) | R/W(1) | R/W(1) | R/W(1) |

■ DPL (02h) : The Low Nibble of Data Pointer (DPTR)

| DPL.3 | DPL.2 | DPL.1 | DPL. 0 |
| :---: | :---: | :---: | :---: |
| R/W $(0)$ | R/W(0) | R/W(0) | R/W(0) |

■ DPH (03h) : The High Nibble of Data Pointer (DPTR)


■ P1 (04h) : Port 1 Output Register

| P1.3 | P1.2 | P1.1 | P1.0 |
| :---: | :---: | :---: | :---: |
| R/W(1) | R/W(1) | R/W(1) | R/W(1) |

■ REMC (05h) : The REM Output Control Register

| REME | PG2 | PG1 | PG0 |
| :---: | :---: | :---: | :---: |
| R/W(0) | R/W(0) | R/W $(0)$ | R/W(0) |

$-\operatorname{PG}[2: 0]$ : Carrier frequency selection.

- REME : REM output enable.

■ SPL (06h) : The Low Nibble of Stack Pointer (SP)

| SP. 3 | SP. 2 | SP. 1 | SP. 0 |
| :---: | :---: | :---: | :---: |
| R/W(1) | R/W(1) | R/W(1) | R/W(1) |
| Indicate where stack will start. |  |  |  |
| Increment by PUSH and decrement by POP. |  |  |  |

■ SPH (07h) : The High Nibble of Stack Pointer (SP)


## Appendix B : SFR Description [08h ~ 0Dh] (2/3)

■ P2 (08h) : Port 2 Output Register

| P2.3 | P2.2 | P2.1 | P2.0 |
| :---: | :---: | :---: | :---: |
| R/W(1) | R/W(1) | R/W(1) | R/W(1) |

■ I APCON (09h) : IAP Control Register

| RGS1 | RGS0 | OPS1 | OPS0 |
| :---: | :---: | :---: | :---: |
| R/W(0) | R/W(0) | R/W(0) | $R / W(0)$ |

- RGS[1:0] : Select IAP region.
[0,0] : EEPO (0x1C0 ~ 0x1FF)
[0,1] : EEP1 (0x3C0 ~ 0x3FF)
[1,0] : INFO ( $0 \times 0 \sim 0 \times 7$ )
[1,1] : Reserved
$\rightarrow$ OPS[1:0] : Select IAP function.
[0,0] : NO operation
[0,1] : Byte read
[1,0] : Byte erase
[1,1] : Byte write

■ GDL (OAh) : The Low Nibble of General Purpose Data Register

| GDL. 3 | GDL. 2 | GDL. 1 | GDL. 0 |
| :---: | :---: | :---: | :---: |
| R/W(0) | R/W(0) | R/W(0) | R/W(0) |

■ GDH (OBh) : The High Nibble of General Purpose Data Register

| GDH. 3 | GDH. 2 | GDH.1 | GDH. 0 |
| :---: | :---: | :---: | :---: |
| R/W(0) | R/W(0) | R/W(0) | R/W(0) |

■ IOCFG (0Eh) : I/O Port Configuration Register

| IOMAP1 | IOMAP0 | P2OEN | IOXEN |
| :---: | :---: | :---: | :---: |
| R/W(0) | R/W(0) | R/W(0) | R/W(0) |
| $\qquad$ IOXEN $\quad:$ Enable XI and XO as I/O ports. |  |  |  |
|  | $0:$ XI and XO are used for clock input (Default). |  |  |
|  | $1:$ XI and XO is used for PORT4[1:0] |  |  |
| $\qquad$ P2OEN $:$ Configure P2 as push-pull output port. |  |  |  |
| $\qquad$ IOMAP [1:0] : Configure I/O ports mapping. |  |  |  |
| $\quad[0,0]:$ Default. |  |  |  |
|  | $[0,1]:$ Optional 20-pin I/O port mapping |  |  |
|  | $[1,0]:$ Optional 24-pin I/O port mapping |  |  |
|  | $[1,1]:$ Reserved |  |  |

■ LVCFG (0Fh) : LVD Configuration Register

| POR | Reserved | Reserved | Reserved |
| :---: | :---: | :---: | :---: |
| $R / W(1)$ | $R(X)$ | $R / W(0)$ | $R / W(0)$ |

- Reserved: Do not set these bits for the future compatibility.
- POR : Power-on-reset flag.

User S/W may use this flag to distinguish cold reset and warm reset. User need to mask out the reserved bits by AND oprtation when referring to this bit.

## Appendix C : Update History

- V1.0
$\checkmark$ First Official Release
V1.1
$\checkmark$ Modify Internal Ring Spec.
$\checkmark$ Add Internal Ring OSC. Slide


## V1.2

$\checkmark$ Modify Operating frequency

- V1.3
$\checkmark$ Added GC49C501RX devices.
$\checkmark$ Description for POR condition.
$\checkmark$ LVOFF flag is not supported any more.


## V1.4

$\checkmark$ Modify Internal Ring Spec.
$\checkmark$ Add E.S.D. Spec.

## V1.5

$\checkmark$ Enhanced description for 8-pin devices.
$\checkmark$ Optional power-fail reset is not supported any more.


[^0]:    Iotest

    1. Dimension $D$ \& E include mold mismatch and are determined at the mold
    parting line
