

CMOS BCD UP/DOWN COUNTER

FEATURES

- ◆ Internally Synchronous for High Speed
- ◆ Asynchronous Preset Enable
- ◆ Asynchronous Reset
- ◆ Logic Edge-Clocked Design
- ◆ 6MHz Counting Rate @ 10Vdc
- ◆ Carry Output for Cascading Stages

DESCRIPTION

The 4510B consists of a four-stage Up/Down Counter with provisions for "look-ahead" carry in both counting modes. The inputs consist of a single Clock, Carry-in (Clock Enable), Reset, Up/Down, Preset Enable, and four individual Jam signals. Four separate buffered Q signals and a Carry out signal are provided as outputs.

A high Preset Enable signal allows information on the Jam inputs to preset the counter to any state asynchronously with the Clock. A high on the Reset line resets all stages to the "zero" state. The counter is advanced one count at the positive transition of the Clock when the Carry-in and Preset Enable signals are low. Advancement is inhibited when the Carry-in or Preset Enable signals are high. The Carry-out signal is normally high and goes low when the counter reaches its maximum count in the Up mode or the minimum count in the Down mode, provided the Carry-in signal is low. The Carry-in signal in the low state can thus be considered a "Clock Enable." The Carry-in terminal must be connected to V_{SS} when not in use.

The counter counts Up when the Up/Down input is high, and Down when the Up/Down input is low. Multiple packages can be connected in either a parallel-clocking or a ripple-clocking arrangement. Parallel clocking provides synchronous control and hence faster response from all counting outputs. Ripple-clocking allows for longer clock input rise and fall times.


This counter finds primary use in up/down and differential counting and frequency synthesizer applications. It is also useful in A/D and D/A conversion and for magnitude and sign generation.

TRUTH TABLE

CARRY IN	UP/DOWN	PRESET ENABLE	RESET	ACTION
1	X	0	0	No Count
0	1	0	0	Count Up
0	0	0	0	Count Down
X	X	1	0	Preset
X	X	X	1	Reset

X = Don't Care

CONNECTION DIAGRAM (all packages)



Add suffix for package:


- C 16-pin Cerdip
- E 16-pin Epoxy

RECOMMENDED OPERATING CONDITIONS

For maximum reliability:

DC Supply Voltage	$V_{DD} - V_{SS}$	3 to 15	Vdc
Operating Temperature	T_A		
C		-55 to +125	°C
E		-40 to +85	°C

BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

STATIC CHARACTERISTICS¹

PARAMETER	V _{DD} (Vdc)	CONDITIONS	T _{LOW} ²		+25°C			T _{HIGH} ²		Units	
			Min.	Max.	Min.	Typ.	Max.	Min.	Max.		
QUIESCENT DEVICE CURRENT	I _{DD}	5 10 15	V _{IN} = V _{SS} or V _{DD} All valid input combinations	–	5 10 20	–	0.05 0.1 0.2	5 10 20	–	150 300 600	μA _{dc}

NOTES: ¹ Remaining Static Electrical Characteristics are listed under "4000B Series Family Specifications".

² T_{LOW} = -55°C for C

= -40°C for E

T_{HIGH} = +125°C for C


= + 85°C for E

DYNAMIC CHARACTERISTICS (C_L = 50pF, T_A = 25°C)


PARAMETER	V _{DD} (Vdc)	Min.	Typ.	Max.	Units	
CLOCKED OPERATION						
PROPAGATION DELAY TIME Clock to Q	t _{PLH} , t _{PHL}	5 10 15	– – –	200 100 75	400 200 150	ns
Clock to <u>Carry Out</u>		5 10 15	– – –	210 120 90	420 240 180	ns
<u>Carry In</u> to <u>Carry Out</u>		5 10 15	– – –	125 60 50	250 120 100	ns
OUTPUT TRANSITION TIME	t _{TLH} , t _{THL}	5 10 15	– – –	100 50 40	200 100 80	ns
MINIMUM CLOCK PULSE WIDTH	PW _{CL}	5 10 15	– – –	170 85 70	340 170 140	ns
MAXIMUM CLOCK FREQUENCY	f _{CL}	5 10 15	2.0 4.0 5.5	4.0 8.0 11.0	– – –	MHz
MAXIMUM CLOCK RISE AND FALL TIME ¹	t _{rCL} , t _{fCL}	5 10 15	15 15 15	– – –	– – –	μs
MINIMUM SETUP TIME Carry In	t _{setup}	5 10 15	– – –	130 65 50	260 130 100	ns
Up/Down		5 10 15	– – –	250 100 75	500 200 150	ns
PRESET OR RESET OPERATION						
PROPAGATION DELAY TIME Preset Enable or Reset to Q	t _{PLH} , t _{PHL}	5 10 15	– – –	210 105 90	420 210 180	ns
Preset Enable or Reset to <u>Carry Out</u>		5 10 15	– – –	320 160 25	640 320 250	ns
MINIMUM PRESET ENABLE OR RESET PULSE WIDTH	PW _{PE} , PW _R	5 10 15	– – –	100 50 40	200 100 80	ns
PRESET ENABLE OR RESET REMOVAL TIME	t _{rem}	5 10 15	– – –	325 110 90	650 220 180	ns


¹ When units are cascaded, the maximum rise and fall times of the clock input should be equal to or less than the transition times of the data outputs driving data inputs, plus the propagation delay of the output driving stage for the output capacitive load.

LOGIC DIAGRAM




TIMING DIAGRAM






Typical N-Channel Sink Current Characteristics

APPLICATIONS INFORMATION
CASCADING COUNTERS



Cascading Counter Packages.



Programmable Cascaded Frequency Divider