



CA1524, CA2524, CA3524

Functional Block Diagram



Test Circuit



Specifications CA1524, CA2524, CA3524

Absolute Maximum Ratings

Input Voltage (Between V_{IN} and GND Terminals) 40V
 Operating Voltage Range (V_{IN} to GND) 8 to 40V
 Output Current Each Output:
 (Terminal 11, 12 or 13, 14) 100mA
 Output Current (Reference Regulator) 50mA
 Oscillator Charging Current 5mA

Thermal Information

Thermal Resistance θ_{JA}
 Plastic DIP Package 100°C/W
 Device Dissipation
 Up to $T_A = +25^\circ\text{C}$ 1.25W
 Above $T_A = +25^\circ\text{C}$ Derate Linearly at 10mW/°C
 Operating Temperature Range -55°C to +125°C
 Storage Temperature Range -65°C to +150°C
 Lead Temperature (During Soldering)
 At distance 1/16 ± in. (1.59mm ± 0.79mm)
 from case for 10s Max +265°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

Electrical Specifications $T_A = -55^\circ\text{C}$ to $+125^\circ\text{C}$ for CA1524, 0°C to $+70^\circ\text{C}$ for the CA2524 and CA3524; $V_+ = 20\text{V}$ and $f = 20\text{kHz}$, Unless Otherwise Stated.


PARAMETER	TEST CONDITIONS	CA1524, CA2524			CA3524			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
REFERENCE SECTION								
Output Voltage		4.8	5	5.2	4.6	5	5.4	V
Line Regulation	$V_+ = 8$ to 40V	-	10	20	-	10	30	mV
Load Regulation	$I_L = 0$ to 20mA	-	20	50	-	20	50	mV
Ripple Rejection	$f = 120\text{Hz}$, $T_A = 25^\circ\text{C}$	-	66	-	-	66	-	db
Short Circuit Current Limit	$V_{REF} = 0$, $T_A = 25^\circ\text{C}$	-	100	-	-	100	-	mA
Temperature Stability	Over Operating Temperature Range	-	0.3	1	-	0.3	1	%
Long Term Stability	$T_A = 25^\circ\text{C}$	-	20	-	-	20	-	mV/khr
OSCILLATOR SECTION								
Maximum Frequency	$C_T = 0.001\mu\text{F}$, $R_T = 2\text{K}\Omega$	-	300	-	-	300	-	kHz
Initial Accuracy	R_T and C_T Constant	-	5	-	-	5	-	%
Voltage Stability	$V_+ = 8$ to 40V, $T_A = 25^\circ\text{C}$	-	-	1	-	-	1	%
Temperature Stability	Over Operating Temperature Range	-	-	2	-	-	2	%
Output Amplitude	Terminal 3, $T_A = 25^\circ\text{C}$	-	3.5	-	-	3.5	-	V
Output Pulse Width (Pin 3)	$C_T = 0.01\mu\text{F}$, $T_A = 25^\circ\text{C}$	-	0.5	-	-	0.5	-	μs
Ramp Voltage Low (Note 1)	Pin 7	-	0.6	-	-	0.6	-	V
Ramp Voltage High (Note 1)	Pin 7	-	3.5	-	-	3.5	-	V
Capacitor Charging Current Range	Pin 7 (5-2 V_{BE})/ R_T	0.03	-	2	0.03	-	2	mA
Timing Resistance Range	Pin 6	1.8	-	120	1.8	-	120	$\text{k}\Omega$
Charging Capacitor Range	Pin 7	0.001	-	0.1	0.001	-	0.1	μF
Dead Time Expansion Capacitor on Pin 3 (when a small osc. cap is used)	Pin 3	100	-	1000	100	-	1000	pF
ERROR AMPLIFIER SECTION								
Input Offset Voltage	$V_{CM} = 2.5\text{V}$	-	0.5	5	-	2	10	mV
Input Bias Current	$V_{CM} = 2.5\text{V}$	-	1	10	-	1	10	μA
Open Loop Voltage Gain		72	80	-	60	80	-	dB
Common Mode Voltage	$T_A = 25^\circ\text{C}$	1.8	-	3.4	1.8	-	3.4	V
Common Mode Rejection Ratio	$T_A = 25^\circ\text{C}$	-	70	-	-	70	-	dB
Small Signal Bandwidth	$A_V = 0\text{dB}$, $T_A = 25^\circ\text{C}$	-	3	-	-	3	-	MHz

Specifications CA1524, CA2524, CA3524

Electrical Specifications $T_A = -55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ for CA1524, 0°C to $+70^{\circ}\text{C}$ for the CA2524 and CA3524; $V_+ = 20\text{V}$ and $f = 20\text{kHz}$, Unless Otherwise Stated. (Continued)

PARAMETER	TEST CONDITIONS	CA1524, CA2524			CA3524			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	
Output Voltage	$T_A = 25^{\circ}\text{C}$	0.5	-	3.8	0.5	-	3.8	V
Amplifier Pole		-	250	-	-	250	-	Hz
Pin 9 Shutdown Current	External Sink	-	200	-	-	200	-	μA
COMPARATOR SECTION								
Duty Cycle	% Each Output On	0	-	45	0	-	45	%
Input Threshold	Zero Duty Cycle	-	1	-	-	1	-	V
Input Threshold	Max. Duty Cycle	-	3.5	-	-	3.5	-	V
Input Bias Current		-	1	-	-	1	-	μA
CURRENT LIMITING SECTION								
Sense Voltage for 25% Output Duty Cycle	Terminal 9 = 2V with Error Amplifier Set for Max Out, $T_A = 25^{\circ}\text{C}$	190	200	210	180	200	220	mV
Sense Voltage T.C.		-	0.2	-	-	0.2	-	$\text{mV}/^{\circ}\text{C}$
Common Mode Voltage		-1	-	+1	-1	-	+1	V
Rolloff Pole of R51 C3 + Q64		-	300	-	-	300	-	Hz
OUTPUT SECTION (EACH OUTPUT)								
Collector-Emitter Voltage		40	-	-	40	-	-	V
Collector Leakage Current	$V_{CE} = 40\text{V}$	-	0.1	50	-	0.1	50	μA
Saturation Voltage	$V_+ = 40\text{V}$, $I_C = 50\text{mA}$	-	0.8	2	-	0.8	2	V
Emitter Output Voltage	$V_+ = 20\text{V}$	17	18	-	17	18	-	V
Rise Time	$R_C = 2\text{K}\Omega$, $T_A = 25^{\circ}\text{C}$	-	0.2	-	-	0.2	-	μs
Fall Time	$R_C = 2\text{K}\Omega$, $T_A = 25^{\circ}\text{C}$	-	0.1	-	-	0.1	-	μs
Total Standby Current: (Note 2) I_S	$V_+ = 40\text{V}$	-	4	10	-	4	10	mA


NOTES:

1. Ramp voltage at Pin 7  where $t = \text{OSC period in microseconds}$
 $t \cong R_T C_T$ with C_T in microfarads and R_T in ohms.


Output frequency at each output transistor is half OSC frequency when each output is used separately and is equal to the OSC frequency when each output is connected in parallel.

2. Excluding oscillator charging current, error and current limit dividers, and with outputs open.

Schematic Diagram



Schematic Diagram (Continued)



Circuit Description

Voltage Reference Section

The CA1524 series contains an internal series voltage regulator employing a zener reference to provide a nominal 5-volt output, which is used to bias all internal timing and control circuitry. The output of this regulator is available at terminal 16 and is capable of supplying up to 50mA output current.

Figure 1 shows the temperature variation of the reference voltage with supply voltages of 8V to 40V and load currents up to 20mA. Load regulation and line regulation curves are shown in Figures 2 and 3, respectively.




FIGURE 1. TYPICAL REFERENCE VOLTAGE AS A FUNCTION OF AMBIENT TEMPERATURE




FIGURE 2. TYPICAL REFERENCE VOLTAGE AS A FUNCTION OF REFERENCE OUTPUT CURRENT




FIGURE 3. TYPICAL REFERENCE VOLTAGE AS A FUNCTION OF SUPPLY VOLTAGE

Oscillator Section

Transistors Q42, Q43 and Q44, in conjunction with an external resistor R_T , establishes a constant charging current into an external capacitor C_T to provide a linear ramp voltage at terminal 7. The ramp voltage has a value that ranges from 0.6V to 3.5V and is used as the reference for the comparator in the device. The charging current is equal to $(5-2V_{BE})/R_T$ or approximately $3.6/R_T$ and should be kept within the range of 30pA to 2mA by varying R_T . The discharge time of C_T determines the pulse width of the oscillator output pulse at terminal 3. This pulse has a practical range of 0.5 μ s to 5 μ s for a capacitor range of 0.001 to 0.1 μ F. The pulse has two internal uses: as a dead-time control of blanking pulse to the output stages to assure that both outputs cannot be on simultaneously and as a trigger pulse to the internal flip-flop which controls the switching of the output between the two output channels. The output dead-time relationship is shown in Figure 4. Pulse widths less than 0.5 μ s may allow false triggering of one output by removing the blanking pulse prior to a stable state in the flip-flop.




FIGURE 4. TYPICAL OUTPUT STAGE DEAD TIME AS A FUNCTION OF TIMING CAPACITOR VALUE

If a small value of C_T must be used, the pulse width can be further expanded by the addition of a shunt capacitor in the order of 100pF but no greater than 1000pF, from terminal 3 to ground. When the oscillator output pulse is used as a sync input to an oscilloscope, the cable and input capacitances may increase the pulse width slightly. A 2-K Ω resistor at terminal 3 will usually provide sufficient decoupling of the cable. The upper limit of the pulse width is determined by the maximum duty cycle acceptable.

The oscillator period is determined by R_T and C_T , with an approximate value of $t = R_T C_T$, where R_T is in ohms, C_T is in μ F, and t is in μ s. Excess lead lengths, which produce stray capacitances, should be avoided in connecting R_T and C_T to their respective terminals. Figure 5 provides curves for selecting these values for a wide range of oscillator periods. For series regulator applications, the two outputs can be connected in parallel for an effective 0-90% duty cycle with the output stage frequency the same as the oscillator frequency. Since the outputs are separate, push-pull and flyback applications are possible. The flip-flop divides the frequency such that the duty cycle of each output is 0-45% and the overall frequency is half that of the oscillator. Curves

of the output duty cycle as a function of the voltage at terminal 9 are shown in Figure 7. To synchronize two or more CA1524's, one must be designated as master, with R_T C_T set for the correct period. Each of the remaining units (slaves) must have a C_T of 1/2 the value used in the master and approximately a 1010 longer $R_T C_T$ period than the master. Connecting terminal 3 together on all units assures that the master output pulse, which occurs first and has a wider pulse width, will reset the slave units.




FIGURE 5. TYPICAL OSCILLATOR PERIOD AS A FUNCTION OF R_T AND C_T

Error Amplifier Section

The error amplifier consists of a differential pair (Q56,Q57) with an active load (Q61 and Q62) forming a differential transconductance amplifier. Since Q61 is driven by a constant current source, Q62, the output impedance R_{OUT} , terminal 9, is very high ($\approx 5M\Omega$).

The gain is:

$$A_V = g_m R = 8 I_C R / 2KT = 10^4,$$

where $R = \frac{R_{OUT} R_L}{R_{OUT} + R_L}$, $R_L = \infty$, $A_V \propto 10^4$

Since R_{OUT} is extremely high, the gain can be easily reduced from a nominal 10^4 (80dB) by the addition of an external shunt resistor from terminal 9 to ground as shown in Figure 6.




FIGURE 6. OPEN-LOOP ERROR AMPLIFIER RESPONSE CHARACTERISTICS.

The output amplifier terminal is also used to compensate the system for ac stability. The frequency response and phase shift curves are shown in Figure 7. The uncompensated amplifier has a single pole at approximately 250Hz and a unity gain cross-over at 3MHz.

Since most output filter designs introduce one or more additional poles at a lower frequency, the best network to stabilize the system is a series RC combination at terminal9 to ground. This network should be designed to introduce a zero to cancel out one of the output filter poles. A good starting point to determine the external poles is a 1000-pF capacitor and a variable series 50-K Ω potentiometer from terminal 9 to ground. The compensation point is also a convenient place to insert any programming signal to override the error amplifier. internal shutdown and current limiting are also connected at terminal 9. Any external circuit that can sink 200 μ A can pull this point to ground and shut off both output drivers.

While feedback is normally applied around the entire regulator, the error amplifier can be used with conventional operational amplifier feedback and will be stable in either the inverting or non-inverting mode. Input common-mode limits must be observed; if not, output signal inversion may result. The internal 5V reference can be used for conventional regulator applications if divided as shown in Figure 8. If the error amplifier is connected as a unity gain amplifier, a fixed duty cycle application results.




FIGURE 7. TYPICAL DUTY CYCLE AS A FUNCTION OF COMPARATOR VOLTAGE (AT TERMINAL 9).




FIGURE 8. TYPICAL OUTPUT SATURATION VOLTAGE AS A FUNCTION OF AMBIENT TEMPERATURE.

Output Section

The CA1524 series outputs are two identical n-p-n transistors with both collectors and emitters uncommitted. Each output transistor has antisaturation circuitry that enables a fast transient response for the wide range of oscillator frequencies. Current limiting of the output section is set at 100mA for each output and 100mA total if both outputs are paralleled. Having both emitters and collectors available provides the versatility to drive either n-p-n or p-n-p external transistors. Curves of the output saturation voltage as a function of temperature and output current are shown in Figures 8 and 9, respectively. There are a number of output configurations possible in the application of the CA1524 to voltage regulator circuits which fall into three basic classifications:

1. Capacitor-diode coupled voltage multipliers
2. Inductor-capacitor single-ended circuits
3. Transformer-coupled circuits




FIGURE 9. TYPICAL OUTPUT SATURATION VOLTAGE AS A FUNCTION OF OUTPUT CURRENT

Device Application Suggestions

For higher currents, the circuit of Figure 10 may be used with an external p-n-p transistor and bias resistor. The internal regulator may be bypassed for operation from a fixed 5V supply by connecting both terminals 15 and 16 to the input voltage, which must not exceed 6V.




FIGURE 10. CIRCUIT FOR EXPANDING THE REFERENCE CURRENT CAPABILITY

The internal 5V reference can be used for conventional regulator applications if divided as shown in Figure 11. If the error amplifier is connected as a unity gain amplifier, a fixed duty cycle application results.





FIGURE 11. ERROR AMPLIFIER BIASING CIRCUITS



NOTE: V+ Should Be in the 5V Range And Must Not Exceed 6V

FIGURE 12. CIRCUIT TO ALLOW EXTERNAL BYPASS OF THE REFERENCE REGULATION

To provide an expansion of the dead time without loading the oscillator, the circuit of Figure 13 may be used.




FIGURE 13. CIRCUIT FOR EXPANSION OF DEAD TIME, WITHOUT USING A CAPACITOR ON PIN 3 OR WHEN A LOW VALUE OSCILLATOR CAPACITOR IS USED





FIGURE 14. FOLDBACK CURRENT-LIMITING CIRCUIT USED TO REDUCE POWER DISSIPATION UNDER SHORTED OUTPUT CONDITIONS

TABLE 1. INPUT vs. OUTPUT VOLTAGE, AND FEEDBACK RESISTOR VALUES FOR I_L = 40mA (FOR CAPACITOR-DIODE OUTPUT CIRCUIT IN FIGURE 18)

V _O (V)	R ₂ (KΩ)	V ₊ (Min.) (V)
-0.5	6	8
-2.5	10	9
-3	11	10
-4	13	11
-5	15	12
-6	17	13
-7	19	14
-8	21	15
-9	23	16
-10	25	17
-11	27	18
-12	29	19
-13	31	20
-14	33	21
-15	35	22
-16	37	23
-17	39	24
-18	41	25
-19	43	26
-20	45	27



NOTE: Diode D1 Is Necessary To Prevent Reverse Emitter-Base Breakdown of Transistor Switch S_A.

FIGURE 15. CAPACITOR-DIODE COUPLED VOLTAGE MULTIPLIER OUTPUT STAGES




FIGURE 16. SINGLE-ENDED INDUCTOR CIRCUITS WHERE THE TWO OUTPUTS OF THE 1524 ARE CONNECTED IN PARALLEL







FIGURE 17. TRANSFORMER-COUPLED OUTPUTS

Applications (Note 1)

A capacitor-diode output filter is used in Figure 19 to convert +15V_{DC} to -5V_{DC} at output currents up to 50mA. Since the output transistors have built-in current limiting, no additional current limiting is needed. Table 1 gives the required minimum input voltage and feedback resistor values, R2, for an output voltage.

Capacitor-Diode Output Circuit

A capacitor-diode output filter is used in Figure18 to convert +15V_{DC} to -5V_{DC} at output currents up to 50mA. Since the output transistors have built-in current limiting, no additional current limiting is needed. Table 1 gives the required minimum input voltage and feedback resistor values, R2, for an output voltage range of -0.5V to -20V with an output current of 40mA.

Single-Ended Switching Regulator

The CA1524 in the circuit of Figure 19 has both output stages connected in parallel to produce an effective 0% - 90% duty cycle. Transistor Q1 is pulsed on and off by these output stages. Regulation is achieved from the feedback provided by R1 and R2 to the error amplifier which adjusts the on-time of the output transistors according to the load current being drawn. Various output voltages can be obtained by adjusting R1 and R2. The use of an output inductor requires an R-C phase compensation network to stabilize the system. Current limiting is set at 1.9 amperes by the sense resistor R3.

NOTE:

1. For additional information on the application of this device and a further explanation of the circuits below, see Intersil Application Note AN6915 "Application of the CA1524 series PWM IC".




FIGURE 18. CAPACITOR-DIODE OUTPUT CIRCUIT




FIGURE 19. SINGLE-ENDED LC SWITCHING REGULATOR CIRCUIT

Flyback Converter

Figure 20 shows a flyback converter circuit for generating a dual 15V output at 20mA from a 5V regulated line. Reference voltage is provided by the input and the internal reference generator is unused. Current limiting in this circuit is accomplished by sensing current in the primary line and resetting the soft-start circuit.

Push-Pull Converter

The output stages of the CA1524 provide the drive for transistors Q1 and Q2 in the push-pull application of Figure 21. Since the internal flip-flop divides the oscillator frequency by two, the oscillator must be set at twice the output frequency. Current limiting for this circuit is done in the primary of transformer T1 so that the pulse width will be reduced if transformer saturation should occur.

Low-Frequency Pulse Generator

Figure 22 shows the CA1524 being used as a low-frequency pulse generator. Since all components (error amplifier, oscillator, oscillator reference regulator, output transistor drivers) are on the IC, a regulated 5-V (or 2.5-V) pulse of 0% - 45% (or 0% - 90%) on time is possible over a frequency range of 150 to 500Hz. Switch S1 is used to go from a 5-V output pulse (S1 closed) to a 2.5-V output pulse (S1 open) with a duty cycle range of 0% to 45%. The output frequency will be roughly half of the oscillator frequency when the output transistors are not connected in parallel (75Hz to 250Hz, respectively). Switch S2 will allow both output stages to be paralleled for an effective duty cycle of 0%-90% with the output frequency range from 150 to 500Hz. The frequency is adjusted by R1; R2 controls duty cycle.




FIGURE 20. FLYBACK CONVERTER CIRCUIT




FIGURE 21. PUSH-PULL TRANSFORMER-COUPLED CONVERTER

CA1524, CA2524, CA3524




FIGURE 22. LOW-FREQUENCY PULSE GENERATOR

The Variable Switcher

The circuit diagram of the CA1524, used as a variable output voltage power supply is shown in Figure 23. By connecting the two output transistors in parallel, the duty cycle is doubled, i.e., 0% - 90%. As the reference voltage level is

varied, the feedback voltage will track that level and cause the output voltage to change according to the change in reference voltage.




FIGURE 23. THE CA1524 USED AS A 0-5A, 7-30 V LABORATORY SUPPLY

CA1524, CA2524, CA3524

Digital Readout Scale

The CA1524 can be used as the driving source for an electronic scale application. The circuit shown in Figures 24 and 25 uses half (Q2) of the CA1524 output in a low-voltage switching regulator (2.2V) application to drive the LED's displaying the weight. The remaining output stage (Q1) is used as a driver for the sampling plates PL1 and PL2. Since the CA1524 contains a 5V internal regulator and a wide operating range of 8V to 40V, a single 9V battery can power the total system. The two plates, PL1 and PL2, are driven with opposite phase signals (frequency held constant but duty cycle may change) from the pulse-width modulator IC (CA1524). The sensor, S, is located between the two plates. Plates PL1, S and PL2 form an effective capacitance bridge-type divider network. As plate S is moved according to the

object's weight, a change in capacitance is noted between PL1, S and PL2. This change is reflected as a voltage to the ac amplifier (CA3160). At the null position the signals from PL1 and PL2 as detected by S are equal in amplitude, but opposite in phase. As S is driven by the scale mechanism down toward PL2, the signal at S becomes greater. The CA3160 ac amplifier provides a buffer for the small signal change noted at S. The output of the CA3160 is converted to a dc voltage by a peak-to-peak detector. A peak-to-peak detector is needed, since the duty cycle of the sampled waveform is subject to change. The detector output is filtered further and displayed via the CA3161E and CA3162E digital readout system, indicating the weight on the scale.




FIGURE 24. BASIC DIGITAL READOUT SCALE




FIGURE 25. SCHEMATIC DIAGRAM OF DIGITAL READOUT SCALE (CONT'D)

CA1524, CA2524, CA3524





FIGURE 26. SCHEMATIC DIAGRAM OF DIGITAL READOUT SCALE



DIMENSIONS AND PAD LAYOUT FOR CA3524RH CHIP

NOTE: Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch). The layout represents a chip when it is part of

the wafer. When the wafer is cut into chips, the cleavage angles are 57° instead of 90° with respect to the face of the chip. Therefore, the isolated chip is actually 7 mils (0.17mm) larger in both dimensions.

All Intersil semiconductor products are manufactured, assembled and tested under **ISO9000** quality systems certification.

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see web site <http://www.intersil.com>