# 

# **HIGH GRADE Specification HIGH RELIABILITY series**

SPI BUS Serial EEPROMs

Supply voltage 2.5V~5.5V

Operating temperature -40°C ~ +125°C type

BR25H010-W, BR25H020-W, BR25H040-W, BR25H080-W, BR25H160-W, BR25H320-W

# ☆: Under development

# Description

BR25HDD-W series is a serial EEPROM of SPI BUS interface method.

# Features

- High speed clock action up to 5MHz (Max.)
- Wait function by HOLDB terminal.
- Part or whole of memory arrays settable as read only memory area by program.
- 2.5~5.5V single power source action most suitable for battery use.
- Page write mode useful for initial value write at factory shipment.
- Highly reliable connection by Au pad and Au wire.
- For SPI bus interface (CPOL, CPHA)=(0, 0), (1, 1)
- Auto erase and auto end function at data rewrite.
- Low current consumption
  - At write action (5V): 1.5mA (Typ.)At read action (5V): 1.0mA (Typ.)At standby action (5V): 0.1µA (Typ.)
- Address auto increment function at read action
- Write mistake prevention function
- Write prohibition at power on.
- Write prohibition by command code (WRDI).
- Write prohibition by WPB pin.
- Write prohibition block setting by status registers (BP1, BP0)
- Write mistake prevention function at low voltage.
- SOP8, SOP-J8 Package
- Data at shipment Memory array: FFh, status register WPEN, BP1, BP0 : 0
- Data kept for 40 years.

BR25H series

• Data rewrite up to 1,000,000times.

Capacity	Bit format	Туре	Power source voltage	SOP8	SOP-J8
1Kbit	128×8	BR25H010-W	2.5~5.5V		•
2Kbit	256×8	BR25H020-W	2.5~5.5V		•
4Kbit	512×8	BR25H040-W	2.5~5.5V		•
8Kbit	1K×8	BR25H080-W	2.5~5.5V		•
16Kbit	2K×8	BR25H160-W	2.5~5.5V		$\bullet$
32Kbit	4Kx8	BR25H320-W	2.5~5.5V		$\bullet$

Page write

Number of pages	16 Byte	32 Byte
Product number	BR25H010-W BR25H020-W BR25H040-W	BR25H080-W BR25H160-W BR25H320-W

igh Reliability

Ver A. Aug. 2007

# ROHM CO., LTD.



#### ●Absolute maximum ratings (Ta=25°C)

Parameter	Symbol	Limits	Unit	
Impressed voltage	Vcc	-0.3~+6.5	V	
Permissible	Pd	450(SOP8) *1	mW	
dissipation	Pu	450(SOP-J8) *2	IIIVV	
Storage temperature range	Tstg	-65~150	°C	
Operating temperature range	Topr	-40~125	°C	
Terminal voltage	-	-0.3~Vcc+0.3	V	

When using at Ta=25℃ or higher, 3.6mW (\*1,\*2) to be reduced per 1℃

# Memory cell characteristics (Vcc=2.5V~5.5V)

Parameter	Li	mits	Unit	Condition			
Falametei	Min	Тур.	Max	Unit	Condition		
Number of date	1,000,000	-	-	Times	Ta≤85℃		
Number of data rewrite times *1	500,000	-	-	Times	Ta≤105℃		
rewrite times	300,000	-	-	Times	Ta≤125℃		
Data hold years	40	-	-	Years	Ta≤25°C		
ж1	20	-	-	Years	Ta≤85°C		
*1:Not 100% TESTED							

1:Not 100% TESTED

#### Recommended action conditions

Parameter	Symbol	Limits	Unit
Power source voltage	Vcc	2.5~5.5	V
Input voltage	Vin	0~Vcc	v

# Input / output capacity (Ta=25°C, frequency=5MHz)

Parameter	Symbol	Conditions	Min.	Max.	Unit
Input capacity *1	CIN	V <sub>IN</sub> =GND	-	8	
Output capacity *1	C <sub>OUT</sub>	V <sub>OUT</sub> =GND	Ι	8	pF

\*1: Not 100% TESTED

#### ●Electrical characteristics (Unless otherwise specified, Ta=-40~+125°C, Vcc=2.5~5.5V)

Parameter	Cumphiel		Limits		Unit	Conditions
Falameter	Symbol	Min.	Тур.	Max.	Unit	Conditions
"H" input voltage	VIH	0.7x Vcc	-	Vcc +0.3	V	2.5≤Vcc≤5.5V
"L" output voltage	VIL	-0.3	-	0.3x Vcc	V	2.5≤Vcc≤5.5V
"L" output voltage	VOL	0	_	0.4	V	IOL=2.1mA
"H" output voltage	VOH	Vcc -0.5	-	Vcc	V	IOH=-0.4mA
Input leak current	ILI	-10	_	10	μA	V <sub>IN</sub> =0~Vcc
Output lead current	ILO	-10	_	10	μA	V <sub>OUT</sub> =0~Vcc, CSB=Vcc
Current consumption at write	I <sub>cc</sub> 1	-	-	2.0	mA	Vcc=2.5V,fSCK=5MHz, tE/W=5ms VIH/VIL=0.9Vcc/0.1Vcc, Byte write, Page write Write status regisuter
action	I <sub>cc</sub> 2	-	-	3.0	mA	Vcc=5.5V,fSCK=5MHz, tE/W=5ms VIH/VIL=0.9Vcc/0.1Vcc Byte write, Page write Write status register
Current consumption at read	I <sub>CC</sub> 3	-	_	1.5	mA	Vcc=2.5V,fSCK=5MHz VIH/VIL=0.9Vcc/0.1Vcc, Read, Read status register
action	I <sub>cc</sub> 4	-	-	2.0	mA	Vcc=5.5V,fSCK=5MHz VIH/VIL=0.9Vcc/0.1Vcc Read, Read status register
Standby current	ISB	-	-	10	μA	Vcc=5.5V CSB=HOLDB=WPB=Vcc, SCK=SI=Vcc or =GND, SO=OPEN

 $\boldsymbol{\cdot}$  Radiation resistance design is not made

# Block diagram




Fig.1 Block diagram

#### Pin assignment and description




Fig.2 Pin assignment diagram

Terminal name	Input/Output	Function
Vcc	-	Power source to be connected
GND	_	All input / output reference voltage, 0V
CSB	Input	Chip select input
SCK	Input	Serial clock input
SI	Input	Start bit, ope code, address, and serial data input
SO	Output	Serial data output
		Hold input
HOLDB	Input	Command communications may be suspended temporarily
		(HOLD status)
		Write protect input
WPB	Input	Write command is prohibited *1
		Write status register command is prohibited.

\*1:BR25H010/020/040-W

## Operating timing characteristics

(Ta=-40~+125°C, unless otherwise specified, load capacity CL1=100pF)

(1a - 40 - 125 C, unless otherwise specified, load capacity CL1 - 100								
Symbol	2.5≤	Unit						
Symbol	Min.	Тур.	Max	Unit				
fSCK	-	-	5	MHz				
tSCKWH	85	-	_	ns				
tSCKWL	85	-	_	ns				
tCS	85	-	_	ns				
tCSS	90	-	_	ns				
tCSH	85	-	_	ns				
tSCKS	90	-	_	ns				
tSCKH	90	-	_	ns				
tDIS	20	-	_	ns				
tDIH	30	-	-	ns				
tPD1	-	-	70	ns				
tPD2	-	-	55	ns				
tOH	0	-	_	ns				
tOZ	_	-	100	ns				
HUES	0			20				
ILLO	U	-	_	ns				
+HEH	40			ns				
	40	-	_	113				
HRS	0	_	_	ns				
u 1130	U	_	_	115				
tHRH	70	_	_	ns				
unxii	10			115				
tHO7	_	_	100	ns				
0102				110				
tHPD	_	_	70	ns				
_			-					
	-	-		μs				
tFC	-	-	1	μs				
tRO	_	_	50	ns				
			~~~					
tFO	_	_	50	ns				
tE/W	-	-	5	ms				
	Symbol fSCK tSCKWH tSCKWL tCS tCSS tCSH tSCKS tSCKH tDIS tDIH tPD1 tPD2 tOH	Symbol         2.5           Min.         fSCK         –           tSCKWH         85         1           tSCKWL         85         1           tCS         85         1           tCS         90         1           tCSH         85         1           tCSH         85         1           tCSH         85         1           tCSH         85         1           tSCKH         90         1           tSCKS         90         1           tSCKH         90         1           tDIS         20         1           tDIS         20         1           tPD1         –         1           tPD2         –         1           tPD2         –         1           tHPD         0         1           tHFS         0         1           tHRS         0         1           tHRA         70         1           tHOZ         –         1           tHOZ         –         1           tHOZ         –         1           tHOZ         –	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c } Symbol & 2.5 \forall Vcc \leq 5.5 \lor \\ \hline Min. Typ. Max \\ fSCK & - & - & 5 \\ tSCKWH & 85 & - & - \\ tSCKWL & 85 & - & - \\ tCS & 85 & - & - \\ tCS & 90 & - & - \\ tCSH & 85 & - & - \\ tCSH & 85 & - & - \\ tSCKS & 90 & - & - \\ tSCKH & 90 & - & - \\ tSCKH & 90 & - & - \\ tDIS & 20 & - & - \\ tOZ & - & - & 100 \\ tHFS & 0 & - & - \\ tHFH & 40 & - & - \\ tHRS & 0 & - & - \\ tHRS & 0 & - & - \\ tHRH & 70 & - & - \\ tHRD & - & - & 100 \\ tHOZ & - & - & 1 \\ tHC & - & - & 1 \\ tFC & - & - & 1 \\ tRO & - & - & 50 \\ tFO & - & - & 50 \\ \end{array}$				


<sup>\*1</sup> NOT 100% TESTED

## ●AC measurement conditions

Parameter	Symbol		Unit			
Falanleter	Symbol	Min.	Тур.	Max	Unit	
Load capacity 1	C <sub>L1</sub>	_	_	100	pF	
Load capacity 2	C <sub>L2</sub>	_	_	30	pF	
Input rise time	_	_	_	50	ns	
Input fall time	-	_	_	50	ns	
Input voltage	-	0.2Vcc/0.8Vcc		V		
Input / Output judgment voltage	-	0.3	/cc/0.7	Vcc	V	


# • Sync data input / output

#### timing



#### Fig.3 Input timing

SI is taken into IC inside in sync with data rise edge of SCK. Input address and data from the most significant bit MSB.



#### Fig.4 Input / Output timing

SO is output in sync with data fall edge of SCK. Data is output from the most significant bit MSB.






Fig.5 HOLD timing

#### Characteristic data (The following characteristic data are Typ. Values.)





Features

⊖Status registers

This IC has status registers. The status registers are of 8 bits and express the following parameters.

BP0 and BP1 can be set by write status register command. These 2 bits are memorized into the EEPROM, therefore are valid even when power source is turned off.

Rewrite characteristics and data hold time are same as characteristics of the EEPROM.

WEN can be set by write enable command and write disable command. WEN becomes write disable status when power source is turned off.  $\overline{R}$ /B is for write confirmation, therefore cannot be set externally.

The value of status register can be read by read status command.

Status registers

Product number	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
BR25H010-W								
BR25H020-W	1	1	1	1	BP1	BP0	WEN	R/B
BR25H040-W								
BR25H080-W								
BR25H160-W	WPEN	0	0	0	BP1	BP0	WEN	R/B
BR25H320-W								

bit	Memory location	Function	Contents
WPEN	EEPROM	WPB pin enable / disable designation bit WPEN=0=invalid WPEN=1=valid	This enables / disables the functions of WPB pin.
BP1 BP0	EEPROM	EEPROM write disable block designation bit	This designates the write disable area of EEPROM. Write designation areas of product numbers are shown below.
WEN	Register	Write and write status register write enable / disable status confirmation bit WEN=0=prohibited WEN=1=permitted	
П/В	Register	Write cycle status (READY / BUSY) status confirmation bit R/B=0=READY R/B=1=BUSY	

## •Write disable block setting

BP1	BP0	Write disable block						
DFI		BR25H010-W	BR25H020-W	BR25H040-W	BR25H080-W	BR25H160-W	BR25H320-W	
0	0	None	None	None	None	None	None	
0	1	60h-7Fh	C0h-FFh	180h-1FFh	300h-3FFh	600h-7FFh	C00h-FFFh	
1	0	40h-7Fh	80h-FFh	100h-1FFh	200h-3FFh	400h-7FFh	800h-FFFh	
1	1	00h-7Fh	00h-FFh	000h-1FFh	000h-3FFh	000h-7FFh	000h-FFFh	

 $\bigcirc$  WPB pin

By setting WPB=LOW, write command is prohibited. As for BR25H080, 160, 320-W, only when WPEN bit is set "1", the WPB pin functions become valid. And the write command to be disabled at this moment is WRSR. As for BR25H010, 020,040-W, both WRITE and WRSR commands are prohibited.

However, when write cycle is in execution, no interruption can be made.

Product number	WRSR	WRITE		
BR25H010-W	Drobibition	Drahihitian		
BR25H020-W	Prohibition	Prohibition		
BR25H040-W	possible	possible		
BR25H080-W	Drahibitian naasihla	Drahihitian		
BR25H160-W	Prohibition possible but WPEN bit "1"	Prohibition		
BR25H320-W		impossible		

## $\bigcirc {\rm HOLDB}$ pin


By HOLDB pin, data transfer can be interrupted. When SCK="1", by making HOLDB from "1" into"0", data transfer to EEPROM is interrupted. When SCK = "0", by making HOLDB from "0" into "1", data transfer is restarted.

#### Command mode

Command			Ope code					
		Contents	BR25H010-W BR25H020-W		BR25H040-W		BR25H080-W	
							BR25H160-W	
							BR25H320-W	
WREN	Write enable	Write enable command	0000	<sup>**</sup> 110	0000	<sup>**</sup> 110	0000	0110
WRDI	Write disable	Write disable command	0000	<sup>**</sup> 100	0000	<sup>**</sup> 100	0000	0100
READ	Read	Read command	0000	<sup>*</sup> 011	0000	A <sub>8</sub> 011	0000	0011
WRITE	Write	Write command	0000	<sup>*</sup> 010	0000	A <sub>8</sub> 010	0000	0010
RDSR	Read status register	Status register read	0000	<sup>*</sup> 101	0000	<sup>**</sup> 101	0000	0101
RDSR	Reau status register	command	0000	101	0000	101	0000	0101
WRSR	Write status register	Status register write	0000	<sup>*</sup> 001	0000	<sup>*</sup> 001	0000	0001
WROR		command					0000	0001

Timing chart


1. Write enable (WREN) / disable (WRDI) cycle



OThis IC has write enable status and write disable status. It is set to write enable status by write enable command, and it is set to write disable status by write disable command. As for these commands, set CSB LOW, and then input the respective ope codes. The respective commands accept command at the 7-th clock rise. Even with input over 7 clocks, command becomes valid.


When to carry out write and write status register command, it is necessary to set write enable status by the write enable command. If write or write status register command is input in the write disable status, commands are cancelled. And even in the write enable status, once write and write status register command is executed, it gets in the write disable status. After power on, this IC is in write disable status.





By read command, data of EEPROM can be read. As for this command, set CSB LOW, then input address after read ope code. EEPROM starts data output of the designated address. Data output is started from SCK fall of 15/23<sup>\*\*1</sup> clock, and from D7 to D0 sequentially. This IC has increment read function. After output of data for 1 byte (8bits), by continuing input of SCK, data of the next address can be read. Increment read can read all the addresses of EEPROM. After reading data of the most significant address, by continuing increment read, data of the most insignificant address is read.


\*1 BR25H010/020/040-W=15 clocks BR25H080/160/320-W=23 clocks



By write command, data of EEPROM can be written. As for this command, set CSB LOW, then input address and data after write ope code. Then, by making CSB HIGH, the EEPROM starts writing. The write time of EEPROM requires time of tE/W (Max 5ms). During tE/W, other than status read command is not accepted. Start CSB after taking the last data (D0), and before the next SCK clock starts. At other timing, write command is not executed, and this write command is cancelled. This IC has page write function, and after input of data for 1 byte (8 bits), by continuing data input without starting CSB, data up to 16/32<sup>\*1</sup>bytes can be written for one tE/W. In page write, the insignificant 4/5<sup>#2</sup> bit of the designated address is incremented internally at every time when data of 1 byte is input and data is written to respective addresses. When data of the maximum bytes or higher is input, address rolls over, and previously input data is overwritten.


\*1 BR25H010/020/040-W=16 bytes at maximum BR25H080/160/320-W=32 bytes at maximum

\*2 BR25H010/020/040-W=Insignificant 4 bits BR25H080/160/320-W=Insignificant 5 bits



Write status register command can write status register data. The data can be written by this command are 2 bits<sup>\*1</sup>, that is, BP1 (bit3) and BP0 (bit2) among 8 bits of status register. By BP1 and BP0, write disable block of EEPROM can be set. As for this command, set CSB LOW, and input ope code of write status register, and input data. Then, by making CSB HIGH, EEPROM starts writing. Write time requires time of tE/W as same as write. As for CSB rise, start CSB after taking the last data bit (bit0), and before the next SCK clock starts. At other timing, command is cancelled. Write disable block is determined by BP1 and BP0, and the block can be selected from 1/4 of memory array, 1/2, and entire memory array. (Refer to the write disable block setting table.) To the write disabled block, write cannot be made, and only read can be made.

<sup>\*1</sup> 3bits including BR25H080/160/320-W WPEN (bit7)






Fig.42 Status register read command (BR25H080/160/320-W)

#### At standby

#### OCurrent at standby

Set CSB "H", and be sure to set SCK, SI, WPB, HOLDB input "L" or "H". Do not input intermediate electric potantial. OTiming

As shown in Fig.43, at standby, when SCK is "H", even if CSB is fallen, SI status is not read at fall edge. SI status is read at SCK rise edge after fall of CSB. At standby and at power ON/OFF, set CSB "H" status.




Fig.43 Operating timing

#### WPB cancel valid area

WPB is normally fixed to "H" or "L" for use, but when WPB is controlled so as to cancel write status register command and write command, pay attention to the following WPB valid timing.

While write or write status register command is executed, by setting WPB = "L" in cancel valid area, command can be cancelled. The area from command ope code before CSB rise at internal automatic write start becomes the cancel valid area. However, once write is started, any input cannot be cancelled. WPB input becomes Don't Care, and cancellation becomes invalid.




Fig.44 WPB valid timing (WR	SR)
-----------------------------	-----

Ope code	Address	Data	tE/W data write time
WPB cancel invalid area	WPB cancel		WPB cancel invalid area



#### ●HOLDB pin

By HOLDB pin, command communication can be stopped temporarily. (HOLD status) The HOLDB pin carries out command communications normally when it is HIGH. To get in HOLD status, at command communication, when SCK=LOW, set the HOLDB pin LOW. At HOLD status, SCK and SI become Don't Care, and SO becomes high impedance (High-Z). To release the HOLD status, set the HOLDB pin HIGH when SCK=LOW. After that, communication can be restarted from the point before the HOLD status. For example, when HOLD status is made after A5 address input at read, after release of HOLD status, by starting A4 address input, read can be restarted. When in HOLD status, leave CSB LOW. When it is set CSB=HIGH in HOLD status, the IC is reset, therefore communication after that cannot be restarted.

#### Method to cancel each command

OREAD

ORDSR

• Method to cancel : cancel by CSB = "H"

Method to cancel : cancel by CSB = "H"

Ope code	Addr	ess	Data	1	
8 bit	8 bit/	16bit	8 bit		

Cancel available in all areas of read mode

Fig.46 READ cancel valid timing

Ope code	Data		
8 bit	8 bit		
Cancel available in all areas of read mode			

Fig.47 RDSR cancel valid timing

#### **OWRITE**, PAGE WRITE

- a : Ope code, address input area. Cancellation is available by CSB="H"
- b : Data input area (D7~D1 input area) Cancellation is available by CSB="H"
- c : Data input area (D0 area) When CSB is started, write starts.

After CSB rise, cancellation cannot be made by any means.

d: tE/W area.

Cancellation is available by CSB = "H". However, when write starts (CSB is started) in the area c, cancellation cannot be made by any means. And by inputting on SCK clock, cancellation cannot be made. In page write mode, there is write enable area at every 8 clocks.




Fig.48 WRITE cancel valid timing

SCK	บบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบบ
SI	$ \underbrace{ \begin{array}{c} D7 \\ \hline D7 \\ \hline D6 \\ \hline D5 \\ \hline D4 \\ \hline D3 \\ \hline D3 \\ \hline D2 \\ \hline D1 \\ \hline D4 \\ \hline D4 \\ \hline D4 \\ \hline D4 \\ \hline C \\ \hline C \\ \hline \end{array} } $

- Note 1) If Vcc is made OFF during write execution, designated address data is not guaranteed, therefore write it once again.
- Note 2) If CSB is started at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is recommended to fall in SCK = "L" area. As for SCK rise, assure timing of tCSS / tCSH or higher.

## OWRSR

- a : From ope code to 15 rise. Cancel by CSB ="H".
- b : From 15 clock rise to 16 clock rise (write enable area).
   When CSB is started, write starts.
   After CSB rise, cancellation cannot be made by any means.
- c : After 16 clock rise.

Cancel by CSB="H". However, when write starts (CSB is started) in the area b, cancellation cannot be made by any means. And, by inputting on SCK clock, cancellation cannot be made.




Fig.49 WRSR cancel valid timing

- Note 1) If Vcc is made OFF during write execution, designated address data is not guaranteed, therefore write it once again
- Note 2) If CSB is started at the same timing as that of the SCK rise, write execution / cancel becomes unstable, therefore, it is recommended to fall in SCK = "L" area. As for SCK rise, assure timing of tCSS / tCSH or higher.

## ⊖WREN/WRDI

- a : From ope code to 7-th clock rise, cancel by CSB = "H".
- b : Cancellation is not available when CSB is started after 7-th clock.




Fig.50 WREN/WRDI cancel valid timing

High speed operation

In order to realize stable high speed operations, pay attention to the following input / output pin conditions.

OInput pin pull up, pull down resistance

When to attach pull up, pull down resistance to EEPROM input pin, select an appropriate value for the microcontroller VOL, IOL from VIL characteristics of this IC.

∴R<sub>PU</sub>≥

$$\begin{array}{c|c} \bigcirc \mathsf{Pull} \ \mathsf{up} \ \mathsf{resistance} \\ \hline \mathsf{R}_{\mathsf{PU}} \geq & \frac{\mathsf{V}_{\mathsf{CC}} \cdot \mathsf{V}_{\mathsf{OLM}}}{\mathsf{I}_{\mathsf{OLM}}} & \cdots \textcircled{1} \\ \hline \mathsf{Nicrocontroller} & \mathsf{I}_{\mathsf{OLM}} & & \mathsf{V}_{\mathsf{ILE}} & & \cdots \textcircled{2} \\ \hline \mathsf{V}_{\mathsf{OLM}} & & \mathsf{V}_{\mathsf{ILE}} & & \mathsf{V}_{\mathsf{ILE}} & & \cdots \textcircled{2} \\ \hline \mathsf{Example} \end{pmatrix} \ \mathsf{When} \ \mathsf{Vcc=5V}, \ \mathsf{V}_{\mathsf{ILE}} = 1.5\mathsf{V}, \ \mathsf{V}_{\mathsf{OLM}} = 0.4\mathsf{V}, \ \mathsf{I}_{\mathsf{OLM}} = 2\mathsf{mA}, \\ \mathsf{from} \ \mathsf{the} \ \mathsf{equation} \ \textcircled{1}, \\ \hline \mathsf{Fig.51} \ \mathsf{Pull} \ \mathsf{up} \ \mathsf{resistance} \\ \hline \mathsf{R}_{\mathsf{PU}} \geq & \frac{5 \cdot 0.4}{2 \times 10^{-3}} \end{array}$$

With the value of Rpu to satisfy the above equation,  $V_{OLM}$  becomes 0.4V or higher, and with  $V_{ILE}$  (=1.5V), the equation 2 is also satisfied.

• VILE :EEPROM VIL specifications

2.3[kΩ]

- +  $V_{OLM}$  :Microcontroller  $V_{OL}$  specifications
- $I_{\text{OLM}}\,$  :Microcontroller  $I_{\text{OL}}$  specifications

And, in order to prevent malfunction, mistake write at power ON/OFF, be sure to make CSB pull up.

OPull down resistance





Fig.52 Pull down resistance



Example) When V<sub>CC</sub>=5V, V<sub>OHM</sub>=V<sub>CC</sub>-0.5V, I<sub>OHM</sub>=0.4mA, V<sub>IHE</sub>=V<sub>CC</sub>×0.7V, from the equation(3),

$$R_{PD} \ge \frac{5-0.5}{0.4 \times 10^{-3}}$$

∴R<sub>PU</sub>≥ 11.3[kΩ]


Further, by amplitude VIHE, VILE of signal input to EEPROM, operation speed changes. By inputting signal of amplitude of VCC / GND level to input, more stable high speed operations can be realized. On the contrary, when amplitude of 0.8VCC / 0.2Vcc is input, operation speed becomes slow.

F

In order to realize more stable high speed operation, it is recommended to make the values of R<sub>PU</sub>, R<sub>PD</sub> as large as possible,

and make the amplitude of signal input to EEPROM close to the amplitude of VCC / GND level.

(\*1 At this moment, operating timing guaranteed value is guaranteed.)



## $\bigcirc$ SO load capacity condition

Load capacity of SO output pin affects upon delay characteristic of SO output. (Data output delay time, time from HOLDB to High-Z) In order to make output delay characteristic into higher speed, make SO load capacity small. In concrete, "Do not connect many devices to SO bus", "Make the wire between the controller and EEPROM short", and so forth.





Fig.54 SO load dependency of data output delay time

#### $\bigcirc$ Other cautions

Make the wire length from the microcontroller to EEPROM input signal same length, in order to prevent setup / hold violation to EEPROM, owing to difference of wire length of each input.






Fig.55 SO output equivalent circuit

OInput circuit




Fig.56 CSB input equivalent circuit




Fig.57 SCK input equivalent circuit




Fig.58 SI input equivalent circuit




Fig.59 HOLDB input equivalent circuit





Fig.60 WPB input equivalent circuit

#### Notes on power ON/OFF

○At power ON/OFF, set CSB "H" (=Vcc).

When CSB is "L", this IC gets in input accept status (active). If power is turned on in this status, noises and the likes may cause malfunction, mistake write or so. To prevent these, at power ON, set CSB "H". (When CSB is in "H" status, all inputs are canceled.)



(Good example) CSB terminal is pulled up to Vcc.

At power OFF, take 10ms or higher before supply. If power is turned on without observing this condition, the IC internal circuit may not be reset, which please note.

CSB terminal is "L" at power ON/OFF. (Bad example)

> In this case, CSB always becomes "L" (active status), and EEPROM may have malfunction, mistake write owing to noises and the likes.

Even when CSB input is High-Z, the status becomes like this case, which please note.


#### OLVCC circuit


LVCC (Vcc-Lockout) circuit prevents data rewrite action at low power, and prevents wrong write.

At LVCC voltage (Typ. =1.9V) or below, it prevent data rewrite.

#### ○P.O.R. circuit

This IC has a POR (Power On Reset) circuit as mistake write countermeasure. After POR action, it gets in write disable status. The POR circuit is valid only when power is ON, and does not work when power is OFF. When power is ON, if the recommended conditions of the following tR, tOFF, and Vbot are not satisfied, it may become write enable status owing to noises and the likes.







○Vcc noise (bypass capacitor)

When noise or surge gets in the power source line, malfunction may occur, therefore, for removing these, it is recommended to attach a bypass capacitor (0.1µF) between IC Vcc and GND. At that moment, attach it as close to IC as possible.

And, it is also recommended to attach a bypass capacitor between board Vcc and GND.

Fig.62 Rise waveform

#### ⊖SCK noise

When the rise time (tR) of SCK is long, and a certain degree or more of noise exists, malfunction may occur owing to clock bit displacement. To avoid this, a Schmitt trigger circuit is built in SCK input. The hysterisis width of this circuit is set about 0.2V, if noises exist at SCK input, set the noise amplitude 0.2Vp-p or below. And it is recommended to set the rise time (tR) of SCK 100ns or below. In the case when the rise time is 100ns or higher, take sufficient noise countermeasures. Make the clock rise, fall time as small as possible.

#### **OWPB** noise

During execution of write status register command, if there exist noises on WPB pin, mistake in recognition may occur and forcible cancellation may result, which please note. To avoid this, a Schmitt trigger circuit is built in WPB input. In the same manner, a Schmitt trigger circuit is built in SI input and HOLDB input too.

#### Cautions on use

(1)Described numeric values and data are design representative values, and the values are not guaranteed.

(2)We believe that application circuit examples are recommendable, however, in actual use, confirm characteristics further sufficiently. In the case of use by changing the fixed number of external parts, make your decision with sufficient margin in consideration of static characteristics and transition characteristics and fluctuations of external parts and our LSI.

#### (3)Absolute maximum ratings

If the absolute maximum ratings such as impressed voltage and operating temperature range and so forth are exceeded, LSI may be destructed. Do not impress voltage and temperature exceeding the absolute maximum ratings. In the case of fear exceeding the absolute maximum ratings, take physical safety countermeasures such as fuses, and see to it that conditions exceeding the absolute maximum ratings should not be impressed to LSI.

#### (4)GND electric potential

Set the voltage of GND terminal lowest at any action condition. Make sure that each terminal voltage is lower than that of GND terminal.


#### (5)Heat design

In consideration of permissible dissipation in actual use condition, carry out heat design with sufficient margin.

#### (6)Terminal to terminal short circuit and wrong packaging

When to package LSI onto a board, pay sufficient attention to LSI direction and displacement. Wrong packaging may destruct LSI, And in the case of short circuit between LSI terminals and terminals and power source, terminal and GND owing to foreign matter, LSI may be destructed.

(7)Use in a strong electromagnetic field may cause malfunction, therefore, evaluate design sufficiently.



(Unit:mm)

- The contents described herein are correct as of April, 2005
- The contents described herein are subject to change without notice. For updates of the latest information, please contact and confirm with ROHM CO. LTD.
- Any part of this application note must not be duplicated or copied without our permission.
   Application circuit diagrams and circuit constants contained herein are shown as examples of standard use and operation. Please pay careful attention to the peripheral conditions when designing circuits and deciding upon circuit constants in the set
- Any data, including, but not limited to application circuit diagrams and information, described herein are intended only as illustrations of such devices and not as the specifications for such devices. ROHM CO., LTD. disclaims any warranty that any use of such devices shall be free from infringement of any third party's intellectual property rights or other proprietary rights, and further, assumes no liability of whatsoever nature in the event of any such infringement, or arising from or connected with or related to the use of such devices.
- Upon the sale of any such devices, other than for buyer's right to use such devices itself, resel or otherwise dispose of the same, implied right or license to practice or commercially exploit any intellectual property rights or other proprietary rights owned or controlled by ROHM CO., LTD. is granted to any such buyer.
- The products described herein utilize silicon as the ma
- The products described herein are not designed to be X ray proof.

The products listed in this catalog are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

Excellence in Electronics



ROHM CO., LTD. 21, Saiin Mizosaki-cho, Ukyo-ku, Kyoto TEL: (075)311-2121 FAX: (075)315-0172 URL http://www.rohm.com


Published by LSI Application Engineering Group Contact us for further information about the products.

Contact us for further information about th Atlanta U.S.A. /ROHM ELECTRONICS ATLANTA SALES OFFICE (DIVISION OF ROHM ELE U.S.A.,LUC) TEL:+1(770)754-5972 FAX:+1(770)754-0891 Dalas U.S.A. /ROHM ELECTRONICS CALLAS SALES OFFICE (DIVISION OF ROHM ELE U.S.A.,LUC) TEL:+1(972)312-8818 FAX:+1(972)312-0330 San Diego U.S.A. /ROHM ELECTRONICS SAN DIEGO SALES OFFICE (DIVISION OF ROHM ELE U.S.A.,LUC) TEL:+1(92)312-8818 FAX:+1(92)312-0330 Germany / ROHM ELECTRONICS CAUBH (U.S. TEL:+440)1908-305/700 FAX:+440(9150)8221400 United Kingdom / ROHM ELECTRONICS CAUBH (U.S. TEL:+440(916)908-305/700 FAX:+440(9150)825788 France /ROHM ELECTRONICS CAUBH (HARNCE) TEL:+33(1)4123 14:00 FAX:+33(1)4123-14:00 Hong Kong China / ROHM ELECTRONICS (HAN) CO, LTD. TEL:+362(2)15279-2727 FAX:+46(2)10247-2006

CTS.
Dalan China / ROHM ELECTRONICS TRADING (DALIAN) CO., LTD.
TEL:+86(41)8230-8549 FAX:+86(41)8230-8537
Beijing China / BEIjiNG RDPREANTATIVE OFFICE
Bitwen //ROHM ELECTRONICS TAILWAN CO., LTD.
TEL:-888(2)2500-956 FAX:+862(2)2530-2869
Korea //ROHM ELECTRONICS ANAL PRE-LTD. (RES / RE)
TEL:+66-5332-25602
Malaysia / ROHM ELECTRONICS (MALANZSA) SON. BHD.
TEL:+66-5332-25662
Malaysia / ROHM ELECTRONICS (MALANZSA) SALES CORPORATION
TEL:+632(2)80-8335 FAX:+66(3)2958-8377
Philippines / ROHM ELECTRONICS (MALANZSA) SALES CORPORATION
TEL:+632(2)80-6872 FAX:+66(2)256-4334

\*For ordering, specify a number of multiples of the package quantity.

16/16



• Products listed in this document are no antiradiation design.

The products listed in this document are designed to be used with ordinary electronic equipment or devices (such as audio visual equipment, office-automation equipment, communications devices, electrical appliances and electronic toys).

Should you intend to use these products with equipment or devices which require an extremely high level of reliability and the malfunction of which would directly endanger human life (such as medical instruments, transportation equipment, aerospace machinery, nuclear-reactor controllers, fuel controllers and other safety devices), please be sure to consult with our sales representative in advance.

It is our top priority to supply products with the utmost quality and reliability. However, there is always a chance of failure due to unexpected factors. Therefore, please take into account the derating characteristics and allow for sufficient safety features, such as extra margin, anti-flammability, and fail-safe measures when designing in order to prevent possible accidents that may result in bodily harm or fire caused by component failure. ROHM cannot be held responsible for any damages arising from the use of the products under conditions out of the range of the specifications or due to non-compliance with the NOTES specified in this catalog.

Thank you for your accessing to ROHM product informations. More detail product informations and catalogs are available, please contact your nearest sales office.

# **ROHM** Customer Support System

THE AMERICAS / EUPOPE / ASIA / JAPAN

# www.rohm.com

Contact us : webmaster@rohm.co.jp

Copyright © 2007 ROHM CO., LTD. ROHM CO., LTD. 21, Saiin Mizosaki-cho, Ukyo-ku, Kyoto 615-8585, Japan TEL:+81-75-311-2121 FAX:+81-75-315-0172

ROHM

Appendix1-Rev2.0