

Am25LS2519

Quad Register with Two Independently Controlled Three-State Outputs

DISTINCTIVE CHARACTERISTICS

- Two sets of fully buffered three-state outputs
- Four D-type flip-flops
- Polarity control on W outputs
- Buffered common clock enable


- Buffered common asynchronous clear
- Separate buffered common output enable for each set of outputs

GENERAL DESCRIPTION

The Am25LS2519 consists of four D-type flip-flops with a buffered common clock enable. Information meeting the set-up and hold time requirements on the D inputs is transferred to the flip-flop outputs on the LOW-to-HIGH transition of the clock. Data on the Q outputs of the flip-flops is enabled at the three-state outputs when the output control (\overline{OE}) input is LOW. When the appropriate \overline{OE} input is HIGH, the outputs are in the high impedance state. Two independent sets of outputs – W and Y – are provided such

that the register can simultaneously and independently drive two buses. One set of outputs contains a polarity control such that the outputs can either be inverting or noninverting.

The device also features an active LOW asynchronous clear. When the clear input is LOW, the Q output of the internal flip-flops are forced LOW independent of the other inputs. The Am25LS2519 is packaged in a space saving (0.3-inch row spacing) 20-pin package.




03660B

Refer to Page 13-1 for Essential Information on Military Devices

9-95

Am25LS2519



9-96

9


PIN DESCRIPTION

Pin No.	Name	1/0	Description
, *, ····	Di	1	Any of the four D flip-flop data lines.
17	Ē	1	Clock Enable. When LOW, the data is entered into the register on the next clock LOW-to-HIGH transition. When HIGH, the data in the register remains unchanged, regardless of the data in.
9	CP	1	Clock Pulse. Data is entered into the register on the LOW-to-HIGH transition.
7, 8	OE-W, OE-Y	0	Output Enable. When OE is LOW, the register is enable to the output. When HIGH, the output is in the high-impedance state. The OE-W controls the W set of outputs, and OE-Y controls the Y set.
	Yi	0	Any of the four non-inverting three-state output lines.
	Wi	0	Any of the four three-state outputs with polarity control.
18	POL	0	Polarity Control. The Wi outputs will be non-inverting when POL is LOW, and when it is HIGH, the outputs are inverting.
19	CLR	1	Asynchronous Clear. When CLR is LOW, the internal Q flip-flops are reset to LOW.

FUNCTION TABLE

	INPUTS							INTERNAL	OUTI	ITPUTS	
FUNCTION	СР	Di	Ē	ČLR	POL	OE-W	OE-Y	Q	Wi	Yi	
Output Three-State Control	X X X X	××××	× × × ×	X X X X	X X X X	H L H L	L H H L	NC NC NC NC	Z Enabled Z Enabled	Enabled Z Z Enabled	
W _i Polarity	X X	××	X X	X X	L H	L	L	NC NC	Non-Inverting Inverting	Non-Inverting Non-Inverting	
Asynchronous Clear	X X	××	X X	L	L H	L	L	L	L H	L L	
Clock Enabled	1 1 1 1	XLLHH	H L L L	нннн	X L H L H	X L L L	Х L L L L	NC L H H	NC L H L	NC L L H H	
H = HIGH NC =	Don't Car No Char OW to H	nge	ansition								

APPLICATION



9-97

This Material Copyrighted By Its Respective Manufacturer

ABSOLUTE MAXIMUM RATINGS

OPERATING RANGES

Storage Temperature65°C to +150°C	
Ambient Temperature Under Bias55°C to +125°C	
Supply Voltage to Ground Potential	
Continuous0.5V to +7.0V	

DC Voltage Applied to Outputs For
High Output State0.5V to +V _{CC} max
DC Input Voltage0.5V to +7.0V
DC Output Current, Into Outputs
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

Commercial (C) Devices Temperature0°C to +70°C Supply Voltage + 4.75V to + 5.25V

Military (M) Devices

Temperature55°C to +125°C
Supply Voltage + 4.5V to + 5.5V
Operating ranges define those limits over which the function-
ality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Co	onditions (No	ote 2)	Min	Typ (Note 1)	Max	Units
		V _{CC} = MIN MIL, I _{OH} = -1.0n			2.4	3.4		
VOH	Output HIGH Voltage	VIN = VIH or VIL	COM'L, IC	OH = - 2.6mA	2.4	3.4		Volts
			I _{OL} = 4.0	mA			0.4	
VOL	Output LOW Voltage	V _{CC} = MIN	IOL = 8.0	mA			0.45	Volts
		V _{IN} = V _{IH} or V _{IL}	$l_{OL} = 12r$	nA	1		0.5	
ViH	input HIGH Level	Guaranteed input logical HIGH voltage for all inputs		2.0			Volts	
		Guaranteed input logical LOW MIL		MIL			0.7	
ViL	Input LOW Level	voltage for all inputs. COM'L		COM'L			0.8	Voits
Vi	Input Clamp Voltage	V _{CC} = MIN, I _{IN} =	- 18mA				- 1.5	Volts
հե	Input LOW Current	V _{CC} = MAX, V _{IN} =	= 0.4V				-0.36	mA
<u>. н </u>	Input HIGH Current	V _{CC} = MAX, V _{IN} =	= 2.7V				20	μΑ
	Input HIGH Current	V _{CC} = MAX, V _{IN} =	= 7.0V				0.1	mA
	Of Chate (Line) (modesco)		V _O = 0.4	v			- 20	
loz	Off-State (High-Impedance) Output Current	V _{CC} = MAX	V _O = 2.4	v			20	μΑ
Isc	Output Short Circuit Current (Note 3)	V _{CC} = MAX			- 15		- 85	mA
	Dever Supply Current			MIL		24	36	
ICC	Power Supply Current (Note 4)	$V_{CC} = MAX$		COM'L		24	39	A

Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading. 2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type. 3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second. 4. Inputs grounded; outputs open.

9-98

This Material	Copyrighted	Ву	Its	Respective	Manufacturer	

Downloaded from	n Elcodis.com	electronic	components	distributor

Parameters	Description	Test Conditions	Min	Тур	Max	Units
tphl				22	33	
tPHL	Clock to Yi	1		20	30	ns
tPLH	Clock to Wi			24	36	
^t PHL	(Either Polarity)			24	36	ns
1PHL	Clear to Yi	1		29	43	ns
IPLH				25	37	
tPHL	Clear to W _i			30	45	ns
IPLH		1		23	34	
трнг	Polarity to Wi	C _L = 15pF		25	37	ns
tpw	Clear	$R_L = 2.0 k\Omega$	18			ns
p	LOW		15			
t _{pw}	Clock Pulse Width HIGH	1	18			ns
t _s	Data	1	15			ns
<u>t</u> h	Data		5			ns
t _s	Data Enable	1	20			ns
t _h	Data Enable	1	0			ns
t _s	Set-up Time, Clear Recovery (Inactive) to clock		20	15		ns
tzH				11	17	
tzL	Output Enable to W or Y			13	20	ns
<u>ч</u> нд		C _L = 5.0pF		13	20	
<u>الک</u>	Output Enable to W or Y	$R_L = 2.0 k\Omega$	۶. L	11	17	ns
f _{max}	Maximum Clock Frequency (Note 1)	$C_{L} = 15pF$ $R_{L} = 2.0k\Omega$	35	45		MHz

Note 1. Per industry convention, fmax is the worst case value of the maximum device operating frequency with no constraints on tr, tr, pulse width or duty cycle.

SWITCHING CHARACTERISTICS over operating range unless otherwise specified*

SWITCHING CHARACTERISTICS (T_A = + 25°C, V_{CC} = 5.0V)


				COMM	ERCIAL	MILI	TARY	
				Am25l	_S2519	Am25LS2519		
Parameters	Des	cription	Test Conditions	Min	Max	Min	Max	Units
tPLH					39		42	
tPHL	Clock to Yi				39		45	ns
tPLH	Clock to Wi] [41		43	
tPHL	Either Polari	ty)			44		48	ns
PHL	Clear to Yi		1		52		58	ns
tPLH					42		43	
tPHL	Clear to W _i				51		53	ns
tPLH	Polarity to Wi		7 [41		45	
tPHL			C _L = 50pF		42		44	ns
tpw	Clear			20		20		ns
p		LOW	-1 Γ	20		20		ns
t _{pw}	Clock	HIGH	-	20		20		
ts	Data			15		15		ns
<u>, , , , , , , , , , , , , , , , , , , </u>	Data			10		10		ns
ts	Data Enable		Π [25		25		ns
t _h	Data Enable		7 [0		0		ns
ts	Set-up Time, Recovery (In	Clear active) to Clock		23		24		ns
tzH					24		27	
tzi	Output Enab	le to W _i or Y _i			29	L	35	
ŧнz			C _L = 5.0pF		33		45	ns
٤z	- Output Enab	le to Wi or Yi	$R_L = 2.0 k\Omega$		22		26	
f _{max}	Maximum Cl (Note 1)	ock Frequency	CL = 5.0pF RL = 2.0kΩ	30		25		MHz

9-99

03660B Refer to Page 13-1 for Essential Information on Military Devices




Am25LS2519 LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



IC000090

Note: Actual current flow direction shown.



9-100

.