

## 8XC196KT COMMERCIAL CHMOS MICROCONTROLLER

- High Performance CHMOS 16-Bit CPU
- Up to 32 Kbytes of On-Chip EPROM
- Up to 1 Kbyte of On-Chip Register RAM
- Up to 512 Bytes of Additional RAM (Internal RAM)
- Register-Register Architecture
- 8 Channel/10-Bit A/D with Sample/Hold
- 37 Prioritized Interrupt Sources
- Up to Seven 8-Bit (56) I/O Ports
- Full Duplex Serial I/O Port
- Dedicated Baud Rate Generator
- Interprocessor Communication Slave Port
- Selectable Bus Timing Modes for Flexible Interfacing
- Oscillator Fail Detection Circuitry
- High Speed Peripheral Transaction Server (PTS)
- Two Dedicated 16-Bit High-Speed Compare Registers
- 10 High Speed Capture/Compare (EPA)
- Full Duplex Synchronous Serial I/O Port (SSIO)
- Two Flexible 16-Bit Timer/Counters
- Quadrature Counting Inputs
- Flexible 8-/16-Bit External Bus (Programmable)
- Programmable Bus (HOLD/HLDA)
- 1.75  $\mu$ s 16 x 16 Multiply
- 3  $\mu$ s 32/16 Divide
- 68-Pin PLCC Package

Device	Pins/Package	EPROM	Reg RAM	Code RAM	Address Space	I/O	EPA	A/D
8XC196KT	68-Pin PLCC	32K	1K	512	64 Kbyte	56	10	8

X = 7 EPROM Device  
X = 0 ROMless Device

The 8XC196KT 16-bit microcontroller is a high performance member of the MCS<sup>®</sup>-96 microcontroller family. The 8XC196KT is an enhanced 8XC196KR device with 1000 byte register RAM, 512 bytes internal RAM, 16 MHz operation and an optional 32 Kbytes of ROM/EPROM. Intel's CHMOS III-E process provides a high performance processor along with low power consumption.

The 8XC196KT has a maximum guaranteed frequency of 16 MHz.

Ten high-speed capture/compare modules are provided. As capture modules event times with 250 ns resolution can be recorded and generate interrupts. As compare modules events such as toggling of a port pin, starting an A/D conversion, pulse width modulation, and software timers can be generated. Events can be based on the timer or up/down counter.




Figure 1. 8XC196KT Block Diagram




Figure 2. The 8XC196KT Family Nomenclature

**PROCESS INFORMATION**

This device is manufactured on PX29.5, a CMOS III-E process. Additional process and reliability information is available in Intel's *Components Quality and Reliability Handbook*, Order Number 210997.

**Table 1. Thermal Characteristics**

Package Type	$\theta_{ja}$	$\theta_{jc}$
PLCC	36.5°C/W	13°C/W


All thermal impedance data is approximate for static air conditions at 1W of power dissipation. Values will change depending on operation conditions and application. See the Intel *Packaging Handbook* (Order Number 240800) for a description of Intel's thermal impedance test methodology.

**8XC196KT Memory Map**

FFFFH A000H	24 Kbytes External Memory	
9FFFH 2080H	Internal EPROM or External Memory	
207FH 2000H	Reserved Memory (Internal EPROM or External Memory) <sup>(4, 5)</sup>	
1FFFH 1FE0H	Memory Mapped Special Function Registers (SFR's)	
1FDFH 1F00H	Internal Special Function Registers (SFR's) <sup>(4)</sup>	
1EFFH 0600H	External Memory	
05FFFH 0400H	Internal Code or Data RAM (Address with Indirect or Indexed Modes)	
03FFFH  0100H	Register RAM	Upper Register File (Address with Indirect or Indexed Modes or through Windows) <sup>(1)</sup>
00FFFH 0018H	Register RAM	
0017H 0000H	CPU SFR's	Lower Register File (Address with Direct, Indirect, or Indexed Modes) <sup>(1, 3)</sup>

**NOTES:**

- Code executed in locations 0000H to 03FFFH will be forced external.
- Reserved memory locations must contain 0FFH unless noted.
- Reserved SFR bit locations must be written with 0.
- Refer to 8XC196KT for SFR descriptions.
- WARNING:** The contents or functions of reserved memory locations may change with future revisions of the device. Therefore, a program that relies on one or more of these locations may not function properly.



**PIN DESCRIPTIONS**

Symbol	Name and Function
V <sub>CC</sub>	Main supply voltage (+5V).
V <sub>SS</sub> , V <sub>SSI</sub> , V <sub>SS1</sub>	Digital circuit ground (0V). There are multiple V <sub>SS</sub> pins, all of which MUST be connected.
V <sub>REF</sub>	Reference for the A/D converter (+5V). V <sub>REF</sub> is also the supply voltage to the analog portion of the A/D converter and the logic used to read Port 0. Must be connected for A/D and Port 0 to function.
V <sub>PP</sub>	Programming voltage for the EPROM parts. It should be +12.5V for programming. It is also the timing pin for the return from powerdown circuit.
ANGND	Reference ground for the A/D converter. Must be held at nominally the same potential as V <sub>SS</sub> .
XTAL1	Input of the oscillator inverter and the internal clock generator.
XTAL2	Output of the oscillator inverter.
P.27/CLKOUT	Output of the internal clock generator. The frequency is 1/2 the oscillator frequency. It has a 50% duty cycle. Also LSIO pin.
RESET	Reset input to and open-drain output from the chip.
P5.7/BUSWIDTH	Input for bus width selection. If CCR bit 1 is a one and CCR1 bit 2 is a one, this pin dynamically controls the Buswidth of the bus cycle in progress. If BUSWIDTH is low, an 8-bit cycle occurs, if BUSWIDTH is high, a 16-bit cycle occurs. If CCR bit 1 is "0" and CCR1 bit 2 is "1", all bus cycles are 8-bit, if CCR bit 1 is "1" and CCR1 bit 2 is "0", all bus cycles are 16-bit. CCR bit 1 = "0" and CCR1 bit 2 = "0" is illegal. Also an LSIO pin when not used as BUSWIDTH.
NMI	A positive transition causes a non maskable interrupt vector through memory location 203EH.
P5.1/INST	Output high during an external memory read indicates the read is an instruction fetch. INST is valid throughout the bus cycle. INST is active only during external memory fetches, during internal EPROM fetches INST is held low. Also LSIO when not INST.
EA	Input for memory select (External Access). EA equal to a high causes memory accesses to locations 2000H through 9FFFH to be directed to on-chip EPROM/ROM. EA equal to a low causes accesses to these locations to be directed to off-chip memory. EA = +12.5V causes execution to begin in the Programming Mode. EA is latched at reset.
HOLD	Bus Hold input requesting control of the bus.
HLDA	Bus hold acknowledge output indicating release of the bus.
BREQ	Bus request output activated when the bus controller has a pending external memory cycle.
P5.0/ALE/ADV	Address Latch Enable or Address Valid output, as selected by CCR. Both pin options provide a latch to demultiplex the address from the address/data bus. When the pin is ADV, it goes inactive (high) at the end of the bus cycle. ADV can be used as a chip select for external memory. ALE/ADV is active only during external memory accesses. Also LSIO when not used as ALE.
P5.3/RD	Read signal output to external memory. RD is active only during external memory reads or LSIO when not used as RD.
P5.2/WR/WRL	Write and Write Low output to external memory, as selected by the CCR, WR will go low for every external write, while WRL will go low only for external writes where an even byte is being written. WR/WRL is active during external memory writes. Also an LSIO pin when not used as WR/WRL.



**PIN DESCRIPTIONS** (Continued)

Symbol	Name and Function
P5.5/ $\overline{\text{BHE}}$ / $\overline{\text{WRH}}$	Byte High Enable or Write High output, as selected by the CCR. $\overline{\text{BHE}} = 0$ selects the bank of memory that is connected to the high byte of the data bus. $\overline{\text{A0}} = 0$ selects that bank of memory that is connected to the low byte. Thus accesses to a 16-bit wide memory can be to the low byte only ( $\overline{\text{A0}} = 0$ , $\overline{\text{BHE}} = 1$ ), to the high byte only ( $\overline{\text{A0}} = 1$ , $\overline{\text{BHE}} = 0$ ) or both bytes ( $\overline{\text{A0}} = 0$ , $\overline{\text{BHE}} = 0$ ). If the $\overline{\text{WRH}}$ function is selected, the pin will go low if the bus cycle is writing to an odd memory location. $\overline{\text{BHE}}/\overline{\text{WRH}}$ is only valid during 16-bit external memory write cycles. Also an LSIO pin when not $\overline{\text{BHE}}/\overline{\text{WRH}}$ .
P5.6/READY	Ready input to lengthen external memory cycles, for interfacing with slow or dynamic memory, or for bus sharing. If the pin is high, CPU operation continues in a normal manner. If the pin is low prior to the falling edge of CLKOUT, the memory controller goes into a wait state mode until the next positive transition in CLKOUT occurs with READY high. When external memory is not used, READY has no effect. The max number of wait states inserted into the bus cycle is controlled by the CCR/CCR1. Also an LSIO pin when READY is not selected.
P5.4/SLPINT	Dual function I/O pin. As a bidirectional port pin or as a system function. The system function is a Slave Port Interrupt Output Pin.
P6.2/T1CLK	Dual function I/O pin. Primary function is that of a bidirectional I/O pin, however, it may also be used as a TIMER1 Clock input. The TIMER1 will increment or decrement on both positive and negative edges of this pin.
P6.3/T1DIR	Dual function I/O pin. Primary function is that of a bidirectional I/O pin, however, it may also be used as a TIMER1 Direction input. The TIMER1 will increment when this pin is high and decrements when this pin is low.
PORT1/EPA0-7 P6.0-6.1/EPA8-9	Dual function I/O port pins. Primary function is that of bidirectional I/O. System function is that of High Speed capture and compare. EPA0 and EPA2 have yet another function of T2CLK and T2DIR of the TIMER2 timer/counter.
PORT 0/ACH0-7	8-bit high impedance input-only port. These pins can be used as digital inputs and/or as analog inputs to the on-chip A/D converter. These pins are also used as inputs to EPROM parts to select the Programming Mode.
P6.3-6.7/SSIO	Dual function I/O ports that have a system function as Synchronous Serial I/O. Two pins are clocks and two pins are data, providing full duplex capability.
PORT 2	8-bit multi-functional port. All of its pins are shared with other functions.
PORT 3 and 4	8-bit bidirectional I/O ports with open drain outputs. These pins are shared with the multiplexed address/data bus which has strong internal pullups.

**ABSOLUTE MAXIMUM RATINGS\***

Storage Temperature ..... -60°C to +150°C  
 Voltage from V<sub>PP</sub> or  $\overline{EA}$  to V<sub>SS</sub> or ANGND ..... -0.5V to +13.0V  
 Voltage from Any Other Pin to V<sub>SS</sub> or ANGND ..... -0.5 to +7.0V  
*This includes V<sub>PP</sub> on ROM and CPU devices.*  
 Power Dissipation.....0.5W

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

*\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.*

**OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Units
T <sub>A</sub>	Ambient Temperature Under Bias	0	+70	°C
V <sub>CC</sub>	Digital Supply Voltage	4.50	5.50	V
V <sub>REF</sub>	Analog Supply Voltage	4.50	5.50	V
F <sub>OSC</sub>	Oscillator Frequency	4	16	MHz (Note 4)

**NOTE:**  
 ANGND and V<sub>SS</sub> should be nominally at the same potential.

**DC CHARACTERISTICS (Under Listed Operating Conditions)**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
I <sub>CC</sub>	V <sub>CC</sub> Supply Current			90	mA	XTAL1 = 16 MHz, V <sub>CC</sub> = V <sub>PP</sub> = V <sub>REF</sub> = 5.5V (While device in Reset)
I <sub>REF</sub>	A/D Reference Supply Current			5	mA	
I <sub>IDLE</sub>	Idle Mode Current			40	mA	XTAL1 = 16 MHz, V <sub>CC</sub> = V <sub>PP</sub> = V <sub>REF</sub> = 5.5V
I <sub>PD</sub>	Powerdown Mode Current		50	75	μA	V <sub>CC</sub> = V <sub>PP</sub> = V <sub>REF</sub> = 5.5V(6, 11)
V <sub>IL</sub>	Input Low Voltage (all pins)	-0.5V		0.3 V <sub>CC</sub>	V	For PORT0(10)
V <sub>IH</sub>	Input High Voltage	0.7 V <sub>CC</sub>		V <sub>CC</sub> + 0.5	V	For PORT0(10)
V <sub>IH1</sub>	Input High Voltage XTAL1	0.7 V <sub>CC</sub>		V <sub>CC</sub> + 0.5	V	XTAL1 Input Pin Only(1)
V <sub>IH2</sub>	Input High Voltage on RESET	0.7 V <sub>CC</sub>		V <sub>CC</sub> + 0.5	V	RESET input pin only
V <sub>OL</sub>	Output Low Voltage (Outputs Configured as Complementary)			0.3	V	I <sub>OL</sub> = 200 μA(3,5) I <sub>OL</sub> = 3.2 mA I <sub>OL</sub> = 7.0 mA
				0.45	V	
				1.5	V	
V <sub>OH</sub>	Output High Voltage (Outputs Configured as Complementary)	V <sub>CC</sub> - 0.3			V	I <sub>OH</sub> = -200 μA(3,5) I <sub>OH</sub> = -3.2 mA I <sub>OH</sub> = -7.0 mA
		V <sub>CC</sub> - 0.7			V	
		V <sub>CC</sub> - 1.5			V	
I <sub>LI</sub>	Input Leakage Current (Std. Inputs)			±10	μA	V <sub>SS</sub> < V <sub>IN</sub> < V <sub>CC</sub>
I <sub>LI1</sub>	Input Leakage Current (Port 0)			±3	μA	V <sub>SS</sub> < V <sub>IN</sub> < V <sub>REF</sub>
I <sub>IL</sub>	Logical 0 Input Current			-70	μA	V <sub>IN</sub> = 0.45V(1)

**DC CHARACTERISTICS** (Under Listed Operating Conditions) (Continued)

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
V <sub>OH1</sub>	SLPINT (P5.4) and HLDA (P2.6) Output High Voltage in RESET	2.0			V	I <sub>OH</sub> = 0.8 mA <sup>(7)</sup>
V <sub>OH2</sub>	Output High Voltage in RESET	V <sub>CC</sub> - 1V			V	I <sub>OH</sub> = -6 μA <sup>(1)</sup>
C <sub>S</sub>	Pin Capacitance (Any pin to V <sub>SS</sub> )			10	pF	f <sub>test</sub> = 1.0 MHz <sup>(6)</sup>
R <sub>WPU</sub>	Weak Pullup Resistance		150K		Ω	(Note 6)

**NOTES:**

- All BD (bidirectional) pins except INST and CLKOUT. INST and CLKOUT are excluded due to their not being weakly pulled high in reset. BD pins include Port1, Port2, Port3, Port4, Port5 and Port6 except SLPINT (P5.4) and HLDA (P2.6).
- Standard input pins include XTAL1,  $\overline{EA}$ , RESET, and Port 1/2/5/6 when setup as inputs.
- All bidirectional I/O pins when configured as Outputs (Push/Pull).
- Device is static and should operate below 1 Hz, but only tested down to 4 MHz.
- Maximum I<sub>OL</sub>/I<sub>OH</sub> currents per pin will be characterized and published at a later date.
- Typicals are based on limited number of samples and are not guaranteed. The values listed are at room temperature and V<sub>REF</sub> = V<sub>CC</sub> = 5.0V.
- Violating these specifications in reset may cause the device to enter test modes (P5.4 and P2.6).
- When P0 is used as analog inputs, refer to A/D specifications for this characteristic.
- For temperatures < 100°C typical is 10 μA.

**8XC196KT ADDITIONAL BUS TIMING MODES**

The 8XC196KT devices have 3 additional bus timing modes for external memory interfacing.

**MODE 3:**

Mode 3 is the standard timing mode.

**MODE 0:**

Mode 0 is the standard timing mode, but 1 (minimum) wait state is always inserted in external bus cycles.


**MODE 1:**

Mode 1 is the long R/W mode. This mode advances  $\overline{RD}$  and  $\overline{WR}$  signals by 1 T<sub>OSC</sub> creating a 2 T<sub>OSC</sub>  $\overline{RD}/\overline{WR}$  low time. ALE is also advanced by 0.5 T<sub>OSC</sub> but ALE high time remains 1 T<sub>OSC</sub>.

**MODE 2:**

Mode 2 is the long R/W mode with Early Address. Mode 2 is similar to Mode 1 with respect to RD, WR, and ALE signals. Additionally, the address is output on the bus 0.5 T<sub>OSC</sub> earlier in the bus cycle.





Detailed MODE 1, 2, 3, Comparison

### EXPLANATION OF AC SYMBOLS

Each symbol is two pairs of letters prefixed by "T" for time. The characters in a pair indicate a signal and its condition, respectively. Symbols represent the time between the two signal/condition points.

#### Conditions:

H—High  
L—Low  
V—Valid  
X—No Longer Valid  
Z—Floating

#### Signals:

A—Address  
B—BHE  
BR—BREQ  
C—CLKOUT  
D—DATA  
G—Buswidth  
H—HOLD  
HA—HLDA  
L—ALE/ADV  
Q—Data Out  
RD—RD  
W—WR/WRH/WRI  
X—XTAL1  
Y—READY

### BUS MODE 0 AND 3 AC CHARACTERISTICS (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The system must meet these specifications to work with the 8XC196KT.

Symbol	Parameter	Min	Max	Units
T <sub>AVYV</sub>	Address Valid to Ready Setup		2 T <sub>OSC</sub> - 75	ns <sup>(3)</sup>
T <sub>LLYV</sub>	ALE Low to READY Setup		T <sub>OSC</sub> - 70	ns <sup>(3)</sup>
T <sub>YLYH</sub>	Non READY Time	No Upper Limit		ns
T <sub>CLYX</sub>	READY Hold after CLKOUT Low	0	T <sub>OSC</sub> - 30	ns <sup>(1)</sup>
T <sub>AVGV</sub>	Address Valid to BUSWIDTH Setup		2 T <sub>OSC</sub> - 75	ns <sup>(2, 3)</sup>
T <sub>LLGV</sub>	ALE Low to BUSWIDTH Setup		T <sub>OSC</sub> - 60	ns <sup>(2, 3)</sup>
T <sub>CLGX</sub>	BUSWIDTH Hold after CLKOUT Low	0		ns
T <sub>AVDV</sub>	Address Valid to Input Data Valid		3 T <sub>OSC</sub> - 55	ns <sup>(2)</sup>
T <sub>RLDV</sub>	RD active to input Data Valid		T <sub>OSC</sub> - 30	ns <sup>(2)</sup>
T <sub>CLDV</sub>	CLKOUT Low to Input Data Valid		T <sub>OSC</sub> - 60	ns
T <sub>RHDZ</sub>	End of RD to Input Data Float		T <sub>OSC</sub>	ns
T <sub>RHDX</sub>	Data Hold after RD High	0		ns

#### NOTES:

1. If Max is exceeded, additional wait states will occur.
2. If wait states are used, add 2 T<sub>OSC</sub> × n, where n = number of wait states.
3. If mode 0 is selected, one wait state minimum is always added. If additional wait states are required, add 2 T<sub>OSC</sub> to the specification.

**BUS MODE 0 AND 3 AC CHARACTERISTICS** (Over Specified Operating Conditions)

(Continued)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.


The 8XC196KT will meet these specifications

Symbol	Parameter	Min	Max	Units
F <sub>XTAL</sub>	Frequency on XTAL1	4.0	16.0	MHz <sup>(1)</sup>
T <sub>Osc</sub>	XTAL1 Period (1/F <sub>XTAL</sub> )	62.5	250	ns
T <sub>XHCH</sub>	XTAL1 High to CLKOUT High or Low	+20	110	ns
T <sub>OFD</sub>	Clock Failure to Reset Pulled Low <sup>(6)</sup>	4	40	μs
T <sub>CLCL</sub>	CLKOUT Period	2 T <sub>Osc</sub>		ns
T <sub>CHCL</sub>	CLKOUT High Period	T <sub>Osc</sub> - 10	T <sub>Osc</sub> + 30	ns
T <sub>CLLH</sub>	CLKOUT Low to ALE/ADV High	-10	+15	ns
T <sub>LLCH</sub>	ALE/ADV Low to CLKOUT High	-25	+15	ns
T <sub>LHLH</sub>	ALE/ADV Cycle Time	4 T <sub>Osc</sub>		ns <sup>(5)</sup>
T <sub>LHLL</sub>	ALE/ADV High Time	T <sub>Osc</sub> - 10	T <sub>Osc</sub> + 10	ns
T <sub>AVLL</sub>	Address Valid to ALE Low	T <sub>Osc</sub> - 15		ns
T <sub>LLAX</sub>	Address Hold After ALE/ADV Low	T <sub>Osc</sub> - 40		ns
T <sub>LLRL</sub>	ALE/ADV Low to RD Low	T <sub>Osc</sub> - 40		ns
T <sub>RLCL</sub>	RD Low to CLKOUT Low	+4	+35	ns
T <sub>RLRH</sub>	RD Low Period	T <sub>Osc</sub> - 5		ns <sup>(5)</sup>
T <sub>RHLH</sub>	RD High to ALE/ADV High	T <sub>Osc</sub>	T <sub>Osc</sub> + 25	ns <sup>(3)</sup>
T <sub>RLAZ</sub>	RD Low to Address Float		+5	ns
T <sub>LLWL</sub>	ALE/ADV Low to WR Low	T <sub>Osc</sub> - 10		ns
T <sub>CLWL</sub>	CLKOUT Low to WR Low	-10	+25	ns
T <sub>QVWH</sub>	Data Valid before WR High	T <sub>Osc</sub> - 23		ns
T <sub>CHWH</sub>	CLKOUT High to WR High	-10	+15	ns
T <sub>WLWH</sub>	WR Low Period	T <sub>Osc</sub> - 30		ns <sup>(5)</sup>
T <sub>WHQX</sub>	Data Hold after WR High	T <sub>Osc</sub> - 30		ns
T <sub>WHLH</sub>	WR High to ALE/ADV High	T <sub>Osc</sub> - 10	T <sub>Osc</sub> + 15	ns <sup>(3)</sup>
T <sub>WHBX</sub>	BHE, INST Hold after WR High	T <sub>Osc</sub> - 10		ns
T <sub>WHAX</sub>	AD8-15 Hold after WR High	T <sub>Osc</sub> - 30		ns <sup>(4)</sup>
T <sub>RHBX</sub>	BHE, INST Hold after RD High	T <sub>Osc</sub> - 10		ns
T <sub>RHAX</sub>	AD8-15 Hold after RD High	T <sub>Osc</sub> - 30		ns <sup>(4)</sup>


**4**
**NOTES:**

1. Testing performed at 4.0 MHz, however, the device is static by design and will typically operate below 1 Hz.
2. Typical specifications, not guaranteed.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.
5. If wait states are used, add 2 T<sub>Osc</sub> × n, where n = number of wait states. If mode 0 (1 automatic wait state added) operation is selected, add 2 T<sub>Osc</sub> to specification.
6. T<sub>OFD</sub> is the time for the oscillator fail detect circuit (OFD) to react to a clock failure. The OFD circuitry is enabled by programming the UPROM location 0778H with the value 0004H. KT customer QROM codes need to equate location 2016H to the value 0CDEH if the oscillator fail detect (OFD) function is desired. Intel manufacturing uses location 2016H as a flag to determine whether or not to program the Clock Detect Enable (CDE) bit. Programming the CDE bit enables oscillator fail detection.

**BUS MODE 0 AND 3 8XC196KT SYSTEM BUS TIMING**




**MODE 0 AND 3 8XC196KT READY TIMINGS (ONE WAIT STATE)**



4

**8XC196KT BUSWIDTH TIMINGS**



**BUS MODE 1—AC CHARACTERISTICS** (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The system must meet these specifications to work with the 8XC196KT.

Symbol	Parameter	Min	Max	Units
$T_{AVYV}$	Address Valid to Ready Setup		$2 T_{OSC} - 75$	ns
$T_{LLYV}$	ALE Low to READY Setup		$1.5 T_{OSC} - 70$	ns
$T_{YLYH}$	Non READY Time	No Upper Limit		ns
$T_{CLYX}$	READY Hold after CLKOUT Low	0	$T_{OSC} - 30$	ns <sup>(1)</sup>
$T_{AVGV}$	Address Valid to BUSWIDTH Setup		$2 T_{OSC} - 75$	nd
$T_{LLGV}$	ALE Low to BUSWIDTH Setup		$T_{1.5 OSC} - 60$	ns
$T_{CLGX}$	BUSWIDTH Hold after CLKOUT Low	0		ns
$T_{AVDV}$	Address Valid to Input Data Valid		$3 T_{OSC} - 60$	ns <sup>(2)</sup>
$T_{RLDV}$	RD Active to input Data Valid		$T_{OSC} - 44$	ns <sup>(2)</sup>
$T_{CLDV}$	CLKOUT Low to Input Data Valid		$T_{OSC} - 60$	ns
$T_{RHDZ}$	End of RD to Input Data Float		$T_{OSC}$	ns
$T_{RHDX}$	Data Hold after RD High	0		ns

**NOTES:**

1. If Max is exceeded, additional wait states will occur.
2. If wait states are used, add  $2 T_{OSC} \times n$ , where  $n$  = number of wait states. If mode 0 is selected, one wait state minimum is always added. If additional wait states are required, add  $2 T_{OSC}$  to the specification.



**BUS MODE 1—AC CHARACTERISTICS** (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.


The 8XC196KT will meet these specifications

Symbol	Parameter	Min	Max	Units
F <sub>X TAL</sub>	Frequency on XTAL1	4.0	16.0	MHz <sup>(1)</sup>
T <sub>OSC</sub>	XTAL1 Period (1/F <sub>X TAL</sub> )	62.5	250	ns
T <sub>X HCH</sub>	XTAL1 High to CLKOUT High or Low	+ 20		ns
T <sub>CLCL</sub>	CLKOUT Period	2 T <sub>OSC</sub>		ns
T <sub>CHCL</sub>	CLKOUT High Period	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 27	ns
T <sub>CHLH</sub>	CLKOUT High to ALE/ADV High	0.5 T <sub>OSC</sub> - 15	0.5 T <sub>OSC</sub> + 15	ns
T <sub>CLLL</sub>	CLKOUT Low to ALE/ADV Low	0.5 T <sub>OSC</sub> - 25	0.5 T <sub>OSC</sub> + 15	ns
T <sub>LHLH</sub>	ALE/ADV Cycle Time	4 T <sub>OSC</sub>		ns <sup>(5)</sup>
T <sub>LHLL</sub>	ALE/ADV High Time	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 10	ns
T <sub>AVLL</sub>	Address Valid to ALE Low	0.5 T <sub>OSC</sub> - 15		ns
T <sub>LLAX</sub>	Address Hold After ALE/ADV Low	0.5 T <sub>OSC</sub> - 20		ns
T <sub>LLRL</sub>	ALE/ADV Low to RD Low	0.5 T <sub>OSC</sub> - 15		ns
T <sub>RLCL</sub>	RD Low to CLKOUT Low	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 30	ns
T <sub>RLRH</sub>	RD Low Period	2 T <sub>OSC</sub> - 20		ns <sup>(5)</sup>
T <sub>RHLH</sub>	RD High to ALE/ADV High	0.5 T <sub>OSC</sub>	0.5 T <sub>OSC</sub> + 25	ns <sup>(3)</sup>
T <sub>RLAZ</sub>	RD Low to Address Float		+ 5	ns
T <sub>LLWL</sub>	ALE/ADV Low to WR Low	0.5 T <sub>OSC</sub> - 10		ns
T <sub>CLWL</sub>	CLKOUT Low to WR Low	T <sub>OSC</sub> - 15	T <sub>OSC</sub> + 25	ns
T <sub>QVWH</sub>	Data Valid before WR High	2 T <sub>OSC</sub> - 23		ns
T <sub>CHWH</sub>	CLKOUT High to WR High	- 10	+ 15	ns
T <sub>WLWH</sub>	WR Low Period	2 T <sub>OSC</sub> - 15		ns <sup>(5)</sup>
T <sub>WHQX</sub>	Data Hold after WR High	0.5 T <sub>OSC</sub> - 25		ns
T <sub>WHLH</sub>	WR High to ALE/ADV High	0.5 T <sub>OSC</sub> - 10	0.5 T <sub>OSC</sub> + 10	ns <sup>(3)</sup>
T <sub>WHBX</sub>	BHE Hold after WR High	T <sub>OSC</sub> - 15		ns
T <sub>WHIX</sub>	INST Hold after WR High	0.5 T <sub>OSC</sub> - 15		
T <sub>WHAX</sub>	AD8-15 Hold after WR High	0.5 T <sub>OSC</sub> - 30		ns <sup>(4)</sup>
T <sub>RHBX</sub>	BHE Hold after RD High	T <sub>OSC</sub> - 32		ns
T <sub>RHIX</sub>	INST Hold after RD High	0.5 T <sub>OSC</sub> - 32		
T <sub>RHAX</sub>	AD8-15 Hold after RD High	0.5 T <sub>OSC</sub> - 30		ns <sup>(4)</sup>


**4**
**NOTES:**

1. Testing performed at 8.0 MHz, however, the device is static by design and will typically operate below 1 Hz.
2. Typical specifications, not guaranteed.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.
5. If wait states are used, add 2 T<sub>OSC</sub> × n, where n = number of wait states. If mode 0 (1 automatic wait state added) operation is selected, add 2 T<sub>OSC</sub> to specification.

**MODE 1—8XC196KT SYSTEM BUS TIMING**




**MODE 1—8XC196KT READY TIMINGS (ONE WAIT STATE)**



4

**MODE 1—8XC196KT BUSWIDTH TIMINGS**



**BUS MODE 2—AC CHARACTERISTICS** (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

The system must meet these specifications to work with the 8XC196KT.

Symbol	Parameter	Min	Max	Units
T <sub>AVYV</sub>	Address Valid to Ready Setup		2.5 T <sub>OSC</sub> - 75	ns
T <sub>LLYV</sub>	ALE Low to READY Setup		1.5 T <sub>OSC</sub> - 70	ns
T <sub>YLYH</sub>	Non READY Time	No Upper Limit		ns
T <sub>CLYX</sub>	READY Hold after CLKOUT Low	0	T <sub>OSC</sub> - 30	ns <sup>(1)</sup>
T <sub>AVGV</sub>	Address Valid to BUSWIDTH Setup		2.5 T <sub>OSC</sub> - 75	ns
T <sub>LLGV</sub>	ALE Low to BUSWIDTH Setup		T <sub>1.5 OSC</sub> - 60	ns
T <sub>CLGX</sub>	BUSWIDTH Hold after CLKOUT Low	0		ns
T <sub>AVDV</sub>	Address Valid to Input Data Valid		3.5 T <sub>OSC</sub> - 55	ns <sup>(2)</sup>
T <sub>RLDV</sub>	RD Active to Input Data Valid		2 T <sub>OSC</sub> - 44	ns <sup>(2)</sup>
T <sub>CLDV</sub>	CLKOUT Low to Input Data Valid		T <sub>OSC</sub> - 60	ns
T <sub>RHDZ</sub>	End of RD to Input Data Float		0.5 T <sub>OSC</sub>	ns
T <sub>RHDX</sub>	Data Hold after RD High	0		ns

**NOTES:**

1. If Max is exceeded, additional wait states will occur.
2. If wait states are used, add 2 T<sub>osc</sub> × n, where n = number of wait states. If mode 0 is selected, one wait state minimum is always added. If additional wait states are required, add 2 T<sub>osc</sub> to the specification.

**BUS MODE 2—AC CHARACTERISTICS** (Over Specified Operating Conditions)

Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.


The 8XC196KT will meet these specifications

Symbol	Parameter	Min	Max	Units
F <sub>XTAL</sub>	Frequency on XTAL1	8.0	16.0	MHz <sup>(1)</sup>
T <sub>OSC</sub>	XTAL1 Period (1/F <sub>XTAL</sub> )	62.5	125	ns
T <sub>XHCH</sub>	XTAL1 High to CLKOUT High or Low	+ 20	+ 85	ns
T <sub>CLCL</sub>	CLKOUT Period	2 T <sub>OSC</sub>		ns
T <sub>CHCL</sub>	CLKOUT High Period	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 27	ns
T <sub>CHLH</sub>	CLKOUT High to ALE/ADV High	0.5 T <sub>OSC</sub> - 15	0.5 T <sub>OSC</sub> + 15	ns
T <sub>CLLL</sub>	CLKOUT Low to ALE/ADV Low	0.5 T <sub>OSC</sub> - 25	0.5 T <sub>OSC</sub> + 15	ns
T <sub>LHLH</sub>	ALE/ADV Cycle Time	4 T <sub>OSC</sub>		ns <sup>(5)</sup>
T <sub>LHLL</sub>	ALE/ADV High Time	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 10	ns
T <sub>AVLL</sub>	Address Valid to ALE Low	T <sub>OSC</sub> - 15		ns
T <sub>LLAX</sub>	Address Hold After ALE/ADV Low	0.5 T <sub>OSC</sub> - 20		ns
T <sub>LLRL</sub>	ALE/ADV Low to RD Low	0.5 T <sub>OSC</sub> - 15		ns
T <sub>RLCL</sub>	RD Low to CLKOUT Low	T <sub>OSC</sub> - 10	T <sub>OSC</sub> + 30	ns
T <sub>RLRH</sub>	RD Low Period	2 T <sub>OSC</sub> - 20		ns <sup>(5)</sup>
T <sub>RHLH</sub>	RD High to ALE/ADV High	0.5 T <sub>OSC</sub> - 5	0.5 T <sub>OSC</sub> + 25	ns <sup>(3)</sup>
T <sub>RLAZ</sub>	RD Low to Address Float		+ 5	ns
T <sub>LLWL</sub>	ALE/ADV Low to WR Low	0.5 T <sub>OSC</sub> - 10		ns
T <sub>CLWL</sub>	CLKOUT Low to WR Low	T <sub>OSC</sub> - 22	T <sub>OSC</sub> + 25	ns
T <sub>QVWH</sub>	Data Valid before WR High	2 T <sub>OSC</sub> - 25		ns
T <sub>CHWH</sub>	CLKOUT High to WR High	- 10	+ 15	ns
T <sub>WLWH</sub>	WR Low Period	2 T <sub>OSC</sub> - 20		ns <sup>(5)</sup>
T <sub>WHQX</sub>	Data Hold after WR High	0.5 T <sub>OSC</sub> - 25		ns
T <sub>WHLH</sub>	WR High to ALE/ADV High	0.5 T <sub>OSC</sub> - 10	0.5 T <sub>OSC</sub> + 10	ns <sup>(3)</sup>
T <sub>WHBX</sub>	BHE Hold after WR High	T <sub>OSC</sub> - 15		ns
T <sub>WHIX</sub>	INST Hold after WR High	0.5 T <sub>OSC</sub> - 15		
T <sub>WHAX</sub>	AD8-15 Hold after WR High	0.5 T <sub>OSC</sub> - 30		ns <sup>(4)</sup>
T <sub>RHBX</sub>	BHE Hold after RD High	T <sub>OSC</sub> - 32		ns
T <sub>RHIX</sub>	INST Hold after RD High	0.5 T <sub>OSC</sub> - 32		
T <sub>RHAX</sub>	AD8-15 Hold after RD High	0.5 T <sub>OSC</sub> - 30		ns <sup>(4)</sup>

**4**
**NOTES:**

1. Testing performed at 8.0 MHz, however, the device is static by design and will typically operate below 1 Hz.
2. Typical specifications, not guaranteed.
3. Assuming back-to-back bus cycles.
4. 8-bit bus only.
5. If wait states are used, add 2 T<sub>OSC</sub> × n, where n = number of wait states. If mode 0 (1 automatic wait state added) operation is selected, add 2 T<sub>OSC</sub> to specification.


MODE 2—8XC196KT SYSTEM BUS TIMING



272266-11




**MODE 2—8XC196KT READY TIMINGS (ONE WAIT STATE)**



4

**MODE 2—8XC196KT BUSWIDTH TIMINGS**




**BUS MODE 0, 1, 2, and 3 HOLD/HOLDA TIMINGS** (Over Specified Operation Conditions)  
 Test Conditions: Capacitance Load on All Pins = 100 pF, Rise and Fall Times = 10 ns.

Symbol	Parameter	Min	Max	Units
$T_{HVCH}$	HOLD Setup Time	+ 65		ns(1)
$T_{CLHAL}$	CLKOUT Low to $\overline{HLDA}$ Low	- 15	+ 15	ns
$T_{CLBRL}$	CLKOUT Low to $\overline{BREQ}$ Low	- 15	+ 15	ns
$T_{AZHAL}$	$\overline{HLDA}$ Low to Address Float		+ 25	ns
$T_{BZHAL}$	$\overline{HLDA}$ Low to $\overline{BHE}$ , $\overline{INST}$ , $\overline{RD}$ , $\overline{WR}$ Weakly Driven		+ 25	ns
$T_{CLHAH}$	CLKOUT Low to $\overline{HLDA}$ High	- 25	+ 15	ns
$T_{CLBRH}$	CLKOUT Low to $\overline{BREQ}$ High	- 25	+ 25	ns
$T_{HAHAX}$	$\overline{HLDA}$ High to Address No Longer Float	- 15		ns
$T_{HAHBV}$	$\overline{HLDA}$ High to $\overline{BHE}$ , $\overline{INST}$ , $\overline{RD}$ , $\overline{WR}$ Valid	- 10		ns

**NOTE:**

- To guarantee recognition at next clock.


**8XC196KT HOLD/HOLDA TIMINGS**



272266-14

**AC CHARACTERISTICS—SLAVE PORT**

**SLAVE PORT WAVEFORM—(SLPL = 0)**



272266-15

**SLAVE PORT TIMING—(SLPL = 0, 1, 2, 3)**

Symbol	Parameter	Min	Max	Units
T <sub>SAVWL</sub>	Address Valid to $\overline{WR}$ Low	50		ns
T <sub>SRHAV</sub>	$\overline{RD}$ High to Address Valid	60		ns
T <sub>SRLRH</sub>	$\overline{RD}$ Low Period	T <sub>OSC</sub>		ns
T <sub>SWLWH</sub>	$\overline{WR}$ Low Period	T <sub>OSC</sub>		ns
T <sub>SRLDV</sub>	$\overline{RD}$ Low to Output Data Valid		60	ns
T <sub>SDVWH</sub>	Input Data Setup to $\overline{WR}$ High	20		ns
T <sub>SWHQX</sub>	$\overline{WR}$ High to Data Invalid	30		ns
T <sub>SRHDZ</sub>	$\overline{RD}$ High to Data Float	15		ns


**NOTES:**

1. Test Conditions: F<sub>OSC</sub> = 16 MHz, T<sub>OSC</sub> = 60 ns. Rise/Fall Time = 10 ns. Capacitive Pin Load = 100 pF.
2. These values are not tested in production, and are based upon theoretical estimates and/or laboratory tests.
3. Specifications above are advanced information and are subject to change.

4

## AC CHARACTERISTICS—SLAVE PORT (Continued)

## SLAVE PORT WAVEFORM—(SLPL = 1)



272266-16

## SLAVE PORT TIMING—(SLPL = 1, 2, 3)

Symbol	Parameter	Min	Max	Units
$T_{SELLL}$	$\overline{CS}$ Low to ALE Low	20		ns
$T_{SRHEH}$	$\overline{RD}$ or $\overline{WR}$ High to $\overline{CS}$ High	60		ns
$T_{LLRL}$	ALE Low to $\overline{RD}$ Low	$T_{OSC}$		ns
$T_{RLRH}$	$\overline{RD}$ Low Period	$T_{OSC}$		ns
$T_{SWLWH}$	$\overline{WR}$ Low Period	$T_{OSC}$		ns
$T_{AVLL}$	Address Valid to ALE Low	20		ns
$T_{LLAX}$	ALE Low to Address Invalid	20		ns
$T_{RLDV}$	$\overline{RD}$ Low to Output Data Valid		60	ns
$T_{SDVWH}$	Input Data Setup to $\overline{WR}$ High	20		ns
$T_{SWHGX}$	$\overline{WR}$ High to Data Invalid	30		ns
$T_{SRHDZ}$	$\overline{RD}$ High to Data Float	15		ns


## NOTES:

1. Test Conditions:  $F_{OSC} = 16$  MHz,  $T_{OSC} = 60$  ns. Rise/Fall Time = 10 ns. Capacitive Pin Load = 100 pF.
2. These values are not tested in production, and are based upon theoretical estimates and/or laboratory tests.
3. Specifications above are advanced information and are subject to change.


**EXTERNAL CLOCK DRIVE**

Symbol	Parameter	Min	Max	Units
$1/T_{XLXL}$	Oscillator Frequency	4	16	MHz
$T_{XLXL}$	Oscillator Period ( $T_{OSC}$ )	62.5	250	ns
$T_{XHXX}$	High Time	$0.35 \times T_{OSC}$	$0.65 T_{OSC}$	ns
$T_{XLXX}$	Low Time	$0.35 \times T_{OSC}$	$0.65 T_{OSC}$	ns
$T_{XLXH}$	Rise Time		10	ns
$T_{XHXL}$	Fall Time		10	ns


**EXTERNAL CLOCK DRIVE WAVEFORMS**



**AC TESTING INPUT, OUTPUT WAVEFORMS**




**FLOAT WAVEFORMS**



4

### WAVEFORM—SERIAL PORT—SHIFT REGISTER MODE

#### SERIAL PORT WAVEFORM—SHIFT REGISTER MODE



272266-22

### AC CHARACTERISTICS—SERIAL PORT-SHIFT REGISTER MODE

#### SERIAL PORT TIMING—SHIFTING REGISTER MODE

Test Conditions:  $T_A = -40^{\circ}\text{C to } +125^{\circ}\text{C}$ ;  $V_{CC} = 5.0\text{V} \pm 10\%$ ;  $V_{SS} = 0.0\text{V}$ ; Load Capacitance = pF

Symbol	Parameter	Min	Max	Units
$T_{XLXL}$	Serial Port Clock Period	$8 T_{OSC}$		ns
$T_{XLXH}$	Serial Port Clock Falling Edge to Rising Edge	$4 T_{OSC} - 50$	$T_{OSC} + 50$	ns
$T_{QVXH}$	Output Data Setup to Clock Rising Edge	$3 T_{OSC}$		ns
$T_{XHQX}$	Output Data Hold after Clock Rising Edge	$2 T_{OSC} - 50$		ns
$T_{XHQV}$	Next Output Data Valid after Clock Rising Edge		$2 T_{OSC} + 50$	ns
$T_{DVXH}$	Input Data Setup to Clock Rising Edge	$2 T_{OSC} + 200$		ns
$T_{XHDX}^{(1)}$	Input Data Hold after Clock Rising Edge	0		ns
$T_{XHQZ}^{(1)}$	Last Clock Rising to Output Float		$5 T_{OSC}$	ns

**NOTE:**

1. Parameters not tested.



## A TO D CHARACTERISTICS

The A/D converter is ratiometric, so absolute accuracy is dependent on the accuracy and stability of  $V_{REF}$ .

### 10-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
$T_A$	Ambient Temperature	0	+70	°C
$V_{CC}$	Digital Supply Voltage	4.50	5.50	V
$V_{REF}$	Analog Supply Voltage	4.50	5.50	V(1)
$T_{SAM}$	Sample Time	1.0		$\mu s$ (2)
$T_{CONV}$	Conversion Time	10	15	$\mu s$ (2)
$F_{OSC}$	Oscillator Frequency	4.0	16.0	MHz

#### NOTES:

- $V_{REF}$  must be within 0.5V of  $V_{CC}$ .
- The value of  $AD\_TIME$  is selected to meet these specifications.

### 10-BIT MODE A/D CHARACTERISTICS (Using Above Operating Conditions)<sup>(6)</sup>

Parameter	Typ*(1)	Min	Max	Units*
Resolution		1024 10	1024 10	Level Bits
Absolute Error		0	±3.0	LSBs
Full Scale Error	0.25 ±0.5			LSBs
Zero Offset Error	0.25 ±0.5			LSBs
Non-Linearity	1.0 ±2.0		±3.0	LSBs
Differential Non-Linearity		-0.75	+0.75	LSBs
Channel-to-Channel Matching	±0.1	0	±1.0	LSBs
Repeatability	±0.25	0		LSBs(1)
Temperature Coefficients:				
Offset	0.009			LSB/C(1)
Full Scale	0.009			LSB/C(1)
Differential Non-Linearity	0.009			LSB/C(1)
Off Isolation		-60		dB(1,2,3)
Feedthrough	-60			dB(1,2)
$V_{CC}$ Power Supply Rejection	-60			dB(1,2)
Input Resistance		750	1.2K	$\Omega$ (4)
DC Input Leakage	±1.0	0	±3.0	$\mu A$
Voltage on Analog Input Pin		ANGND - 0.5	$V_{REF} + 0.5$	V(5)
Sampling Capacitor	3.0			pF

\*An "LSB" as used here has a value of approximately 20 mV.

#### NOTES:

- These values are expected for most parts at 25°C, but are not tested or guaranteed.
- DC to 100 KHz.
- Multiplexer break-before-make is guaranteed.
- Resistance from device pin, through internal MUX, to sample capacitor.
- Applying voltages beyond these specifications will degrade the accuracy of other channels being converted.
- All conversions performed with processor in IDLE mode.

### 8-BIT MODE A/D OPERATING CONDITIONS

Symbol	Description	Min	Max	Units
T <sub>A</sub>	Ambient Temperature	0	+ 70	°C
V <sub>CC</sub>	Digital Supply Voltage	4.50	5.50	V
V <sub>REF</sub>	Analog Supply Voltage	4.50	5.50	V(1)
T <sub>SAM</sub>	Sample Time	1.0		μs(2)
T <sub>CONV</sub>	Conversion Time	7	20	μs(2)
F <sub>OSC</sub>	Oscillator Frequency	4.0	16.0	MHz

#### NOTES:

1. V<sub>REF</sub> must be within 0.5V of V<sub>CC</sub>.
2. The value of AD\_TIME is selected to meet these specifications.

### 8-BIT MODE A/D CHARACTERISTICS (Using Above Operating Conditions)<sup>(6)</sup>

Parameter	Typ <sup>*(1)</sup>	Min	Max	Units*
Resolution		256 8	256 8	Level Bits
Absolute Error		0	± 1.0	LSBs
Full Scale Error	± 0.5			LSBs
Zero Offset Error	± 0.5			LSBs
Non-Linearity		0	± 1.0	LSBs
Differential Non-Linearity		-0.5	+ 0.5	LSBs
Channel-to-Channel Matching		0	± 1.0	LSBs
Repeatability	± 0.25	0		LSBs(1)
Temperature Coefficients:				
Offset	0.003			LSB/C(1)
Full Scale	0.003			LSB/C(1)
Differential Non-Linearity	0.003			LSB/C(1)
Off Isolation		-60		dB(1,2,3)
Feedthrough	-60			dB(1,2)
V <sub>CC</sub> Power Supply Rejection	-60			dB(1,2)
Input Resistance		750	1.2K	Ω(4)
DC Input Leakage	± 1.0	0	± 3.0	μA
Voltage on Analog Input Pin		ANGND - 0.5	V <sub>REF</sub> + 0.5	V(5)
Sampling Capacitor	3.0			pF

\*An "LSB" as used here has a value of approximately 20 mV.

#### NOTES:

1. These values are expected for most parts at 25°C, but are not tested or guaranteed.
2. DC to 100 KHz.
3. Multiplexer break-before-make is guaranteed.
4. Resistance from device pin, through internal MUX, to sample capacitor.
5. Applying voltage beyond these specifications will degrade the accuracy of other channels being converted.
6. All conversions performed with processor in IDLE mode.

**EPROM SPECIFICATIONS**
**OPERATING CONDITIONS**

Symbol	Description	Min	Max	Units
T <sub>A</sub>	Ambient Temperature during Programming	20	30	°C
V <sub>CC</sub>	Supply Voltage during Programming	4.5	5.5	V(1)
V <sub>REF</sub>	Reference Supply Voltage during Programming	4.5	5.5	V(1)
V <sub>PP</sub>	Programming Voltage	12.25	12.75	V(2)
V <sub>EA</sub>	EA Pin Voltage	12.25	12.75	V(2)
F <sub>OSC</sub>	Oscillator Frequency during Auto and Slave Mode Programming	6.0	8.0	MHz
F <sub>OSC</sub>	Oscillator Frequency during Run-Time Programming	6.0	16.0	MHz

**NOTES:**

1. V<sub>CC</sub> and V<sub>REF</sub> should nominally be at the same voltage during programming.
2. V<sub>PP</sub> and V<sub>EA</sub> must never exceed the maximum specification, or the device may be damaged.
3. V<sub>SS</sub> and ANGND should nominally be at the same potential (0V).
4. Load capacitance during Auto and Slave Mode programming = 150 pF.

**AC EPROM PROGRAMMING CHARACTERISTICS (SLAVE MODE)**


Symbol	Parameter	Min	Max	Units
T <sub>AVLL</sub>	Address Setup Time	0		T <sub>OSC</sub>
T <sub>LLAX</sub>	Address Hold Time	100		T <sub>OSC</sub>
T <sub>DVPL</sub>	Data Setup Time	0		T <sub>OSC</sub>
T <sub>PLDX</sub>	Data Hold Time	400		T <sub>OSC</sub>
T <sub>LLLH</sub>	PALE Pulse Width	50		T <sub>OSC</sub>
T <sub>PLPH</sub>	PROG Pulse Width(2)	50		T <sub>OSC</sub>
T <sub>LHPL</sub>	PALE High to PROG Low	220		T <sub>OSC</sub>
T <sub>PHLL</sub>	PROG High to next PALE Low	220		T <sub>OSC</sub>
T <sub>PHDX</sub>	Word Dump Hold Time		50	T <sub>OSC</sub>
T <sub>PHPL</sub>	PROG High to next PROG Low	220		T <sub>OSC</sub>
T <sub>LHPL</sub>	PALE High to PROG Low	220		T <sub>OSC</sub>
T <sub>PLDV</sub>	PROG Low to Word Dump Valid		50	T <sub>OSC</sub>
T <sub>SHLL</sub>	RESET High to First PALE Low	1100		T <sub>OSC</sub>
T <sub>PHIL</sub>	PROG High to AINC Low	0		T <sub>OSC</sub>
T <sub>ILIH</sub>	AINC Pulse Width	240		T <sub>OSC</sub>
T <sub>ILVH</sub>	PVER Hold after AINC Low	50		T <sub>OSC</sub>
T <sub>ILPL</sub>	AINC Low to PROG Low	170		T <sub>OSC</sub>
T <sub>PHVL</sub>	PROG High to PVER Valid		220	T <sub>OSC</sub>

**NOTES:**

1. Run-time programming is done with F<sub>osc</sub> = 6.0 MHz to 10.0 MHz, V<sub>CC</sub>, V<sub>PD</sub>, V<sub>REF</sub> = 5V ± 0.5V, T<sub>C</sub> = 25°C ± 5°C and V<sub>PP</sub> = 12.5V ± 0.25V. For run-time programming over a full operating range, contact factory.
2. Programming specifications are not tested, but guaranteed by design.
3. This specification is for the word dump mode. For programming pulses use Modified Quick Pulse Algorithm.



**SLAVE PROGRAMMING MODE TIMING IN DATA PROGRAM MODE WITH REPEATED PROG PULSE AND AUTO INCREMENT**



**8XC196KT ERRATA**

4

The following is a list of all known functional deviations for 8XC196KT devices. C-step devices can be identified by a special mark following the eight digit FPO number on the top of the package. For C-step devices, this mark is a "C".

1. The following reserved op-codes do not generate the unimplemented op-code interrupt: 1Ch, 1Dh, 1Eh, 1Fh, E3h, E4h, E6h, E8h, E9h, EAh, EBh and F1h.