SONY

CXD2589Q

CD Digital Signal Processor

Description

The CXD2589Q is a digital signal processor LSI for CD players and is equipped with built-in digital filters, zero detection circuit, 1-bit DAC, and analog low-pass filter on a single chip.

Features

- Digital Signal Processor (DSP) Block
- Playback mode supporting CAV
- (Constant Angular Velocity)
- Frame jitter-free
- Allows 0.5 to double-speed continuous playback
- Allows relative rotational velocity readout
- Supports external spindle control
- Wide capture range playback mode
- Spindle rotational velocity following method
- Supports normal-speed and double-speed playback
- 16K RAM
- EFM data demodulation
- Enhanced EFM frame sync protection
- SEC strategy-based error correction
- Subcode demodulation and Sub Q data error detection
- Digital spindle servo
- 16-bit traverse counter
- Asymmetry compensation circuit
- Serial bus-based CPU interface
- Error correction monitor signals, etc. are output from a new CPU interface.
- Servo auto sequencer
- Digital audio interface output
- Digital peak meter

Digital Filter, DAC, Analog Low-Pass Filter Block


- DBB (Digital Bass Boost)
- Supports double-speed playback
- Digital de-emphasis
- Digital attenuation function
- Zero detection function
- 8Fs oversampling digital filter
- S/N: 100dB or more (master clock: 384Fs typ.) Logical value: 109dB
- THD + N: 0.007% or less (master clock: 384Fs typ.)
- Rejection band attenuation: –60dB or less

Applications

CD players

Structure

Silicon gate CMOS IC



Absolute Maximum Ratings

 Supply voltage 	Vdd	-0.3 to +7.0	V
 Input voltage 	Vi	-0.3 to +7.0	V
	(Vs	s – 0.3V to VDD + 0).3V)
 Output voltage 	Vo	-0.3 to +7.0	V
 Storage temperative 	ature		
	Tstg	-40 to +125	°C
 Supply voltage of 	difference		
	Vss-AVs	s -0.3 to +0.3	V
	Vdd – AVd	□ -0.3 to +0.3	V
Note) AVpp inclus		ad AV/ss includes	XV/cc

Note) AVDD includes XVDD, and AVss includes XVss.

Recommended Operating Conditions

- Supply voltage VDD 3.4 to 5.25 V
- Operating temperature
 - Topr −20 to +75 °C
- **Note)** The VDD (min.) for the CXD2589Q varies according to the playback speed selection.

	VDD (min.) [V]				
Playback	CD-DS	DAC block			
speed	VCO high speed	VCO normal speed			
2×	3.4		4.5		
1×	3.4	3.5	3.4		
1×*1	3.4	3.5			


*1 When the internal operation of the CD-DSP side is set to double-speed mode and the crystal oscillation frequency is halved, normal-speed playback results.

Input/Output Capacitances


 Input capacitance 	Cı	12 (max.)	pF
 Output capacitance 	e Co	12 (max.)	pF
Note) Measurement	conditions	VDD = VI = 0V	
		fм = 1MHz	

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



Pin Configuration



Pin Description

Pin No.	Symbol	I/O		Description
1	Vss			GND
2	LMUT	0	1, 0	Left-channel zero detection flag.
3	RMUT	0	1, 0	Right-channel zero detection flag.
4	SQCK	I		SQSO readout clock input.
5	SQSO	0	1, 0	Sub Q 80-bit serial output.
6	SENS	0	1, 0	SENS output to CPU.
7	DATA	Ι		Serial data input from CPU.
8	XLAT	Ι		Latch input from CPU. Serial data is latched at the falling edge.
9	CLOK	Ι		Serial data transfer clock input from CPU.
10	SEIN	Ι		SENS input from SSP.
11	CNIN	Ι		Track jump count signal input.
12	DATO	0	1, 0	Serial data output to SSP.
13	XLTO	0	1, 0	Serial data latch output to SSP. Latched at the falling edge.
14	CLKO	0	1, 0	Serial data transfer clock output to SSP.
15	SPOA	Ι		Microcomputer extended interface (input A).
16	SPOB	Ι		Microcomputer extended interface (input B).
17	XLON	0	1, 0	Microcomputer extended interface (output).
18	FOK	I		Focus OK input. Used for SENS output and the servo auto sequencer.
19	Vdd	_		Power supply (+5V).
20	Vss	_	_	GND
21	MDP	0	1, Z, 0	Spindle motor servo control.
22	PWMI	I		Spindle motor external control input.
23	TEST	I		TEST pin; normally GND.
24	TES1	I		TEST pin; normally GND.
25	VPCO	0	1, Z, 0	Charge pump output for the wide-band EFM PLL.
26	VCKI	Ι		VCO2 oscillation input for the wide-band EFM PLL.
27	V16M	0	1, 0	VCO2 oscillation output for the wide-band EFM PLL.
28	VCTL	I		VCO2 control voltage input for the wide-band EFM PLL.
29	PCO	0	1, Z, 0	Master PLL charge pump output.
30	FILO	0	Analog	Master PLL (slave = digital PLL) filter output.
31	FILI	I		Master PLL filter input.
32	AVss	_		Analog GND.
33	CLTV	I		Master VCO control voltage input.
34	AVdd	_		Analog power supply (+5V).
35	RF	Ι		EFM signal input.

Pin No.	Symbol		I/O	Description
36	BIAS	I		Constant current input of the asymmetry circuit.
37	ASYI	1		Asymmetry comparator voltage input.
38	ASYO	0	1, 0	EFM full-swing output (low = Vss, high = Vpp).
39	LRCK	0	1, 0	D/A interface. LR clock output f = Fs.
40	LRCKI	I		LR clock input.
41	PCMD	0	1, 0	D/A interface. Serial data output (two's complement, MSB first).
42	PCMDI	I		D/A interface. Serial data input (two's complement, MSB first).
43	ВСК	0	1, 0	D/A interface. Bit clock output.
44	ВСКІ	I		D/A interface. Bit clock input.
45	Vss	_	_	GND
46	Vdd	_	_	Power supply (+5V).
47	XUGF	0	1, 0	XUGF output. Switched to MNT1 or RFCK output by a command.
48	XPCK	0	1, 0	XPLCK output. Switched to MNT0 output by a command.
49	GFS	0	1, 0	GFS output. Switched to MNT3 or XRAOF output by a command.
50	C2PO	0	1, 0	C2PO output. Switched to GTOP output by a command.
51	XTSL	I		Crystal selector input. Low: 16.9344MHz; high: 33.8688MHz.
52	C4M	0	1, 0	4.2336MHz output. 1/4 frequency-divided VCKI output in CAV-W mode.
53	DOUT	0	1, 0	Digital Out output.
54	EMPH	ο	1, 0	Outputs a high signal when the playback disc has emphasis, and a low signal when there is no emphasis.
55	EMPHI	I		Inputs a high signal when de-emphasis is on, and a low signal when de-emphasis is off.
56	WFCK	0	1, 0	WFCK output.
57	SCOR	0	1, 0	Outputs a high signal when either subcode sync S0 or S1 is detected.
58	SBSO	0	1, 0	Sub P to W serial output.
59	EXCK	I		SBSO readout clock input.
60	Vss	_	_	GND
61	Vdd	_	_	Power supply (+5V).
62	SYSM	I		Mute input. Active when high.
63	AVss	_	_	Analog GND.
64	AVdd	_	_	Analog power supply (+5V).
65	AOUT1	0		Left-channel analog output.
66	AIN1	I		Left-channel operational amplifier input.
67	LOUT1	0		Left-channel LINE output.
68	AVss	_	_	Analog GND.
69	XVdd			Power supply for master clock.
70	XTAI	I		Crystal oscillation circuit input. Input the external master clock via this pin.
71	ΧΤΑΟ	0		Crystal oscillation circuit output.

Pin No.	Symbol	I/O		Description
72	XVss			GND for master clock.
73	AVss			Analog GND.
74	LOUT2	0		Right-channel LINE output.
75	AIN2	I		Right-channel operational amplifier input.
76	AOUT2	0		Right-channel analog output.
77	AVdd	—	_	Analog power supply (+5V).
78	AVss	—	—	Analog GND.
79	XRST	Ι		System reset. Reset when low.
80	Vdd	_	_	Power supply (+5V).

Notes) • PCMD is an MSB first, two's complement output.

- GTOP is used to monitor the frame sync protection status. (High: sync protection window open.)
- XUGF is the frame sync obtained from the EFM signal, and a negative pulse. It is the signal before sync protection.
- XPLCK is the inverse of the EFM PLL clock. The PLL is designed so that the falling edge of XPLCK and the EFM signal transition point coincide.
- GFS goes high when the frame sync and the insertion protection timing match.
- RFCK is derived with the crystal accuracy. This signal has a cycle of 136µs (during normal speed).
- C2PO represents the data error status.
- XRAOF is generated when the 16K RAM exceeds the ±4F jitter margin.

Electrical Characteristics

DC Character	istics	(Vdd :	= AVDD = 5.0V =	± 5%, Vss ⊧	= AVss = C	V, Topr =	–20 to ·	+75°C) *
	Item		Conditions	Min.	Тур.	Max.	Unit	Applicable pins
Input voltage	High level input voltage	Vін (1)		0.7Vdd			V	*1
(1)	Low level input voltage	Vı∟ (1)				0.3Vdd	V	
Input voltage	High level input voltage	Vін (2)	Sobmitt input	0.8Vdd			V	*2
(2)	Low level input voltage	Vı∟(2)	Schmitt input			0.2Vdd	V	
Input voltage (3)	Input voltage	Vin (3)	Analog input	Vss		Vdd	V	*3
Output	High level output voltage	Vон (1)	Іон = –1mA	Vdd - 0.5		Vdd	V	*4
voltage (1)	Low level output voltage	Vol (1)	lo∟ = 1mA	0		0.4	V	
Output	High level output voltage	Vон (2)	Іон = –1mA	Vdd - 0.5		Vdd	V	*5
voltage (2)	Low level output voltage	Vol(2)	lo∟ = 2mA	0		0.4	V	2
Output	High level output voltage	Vон (4)	Іон = –0.28mA	Vdd - 0.5		Vdd	V	*6
voltage (4)	Low level output voltage	Vol (4)	lo∟ = 0.36mA	0		0.4	V	
Input leak cur	Input leak current		VI = 0 to 5.50V	-5		5	μA	*1, *2, *3
Tri-state pin c	output leak current	Ilo	Vo = 0 to 5.50V	-5		5	μA	*7

Applicable pins

- *1 XTSL, DATA, XLAT, PWMI, SYSM, EMPHI, PCMDI
- *2 CLOK, XRST, EXCK, SQCK, FOK, SEIN, CNIN, VCKI, LRCKI, BCKI, SPOA, SPOB
- *3 CLTV, FILI, RF, VCTL, AIN1, AIN2
- *4 MDP, PCO, VPCO
- *5 ASYO, DOUT, C4M, SBSO, SQSO, SCOR, EMPH, DATO, CLKO, XLTO, SENS, WFCK, V16M, LMUT, RMUT, XLON, LRCK, PCMD, BCK, XUGF, XPCK, GFS, RFCK, C2PO
- *6 FILO
- *7 SENS, PCO, VPCO
- *note) : XV_{DD} and XV_{SS} are included for AV_{PP} and AV_{SS} , respectively. Those are the same for the explanation from the next page.

AC Characteristics

1. XTAI pin


(1) When using self-excited oscillation

$(Topr = -20 \text{ to } +75^{\circ}C, V)$	$/ DD = AVDD = 5.0V \pm 5\%$
--	------------------------------

Item	Symbol	Min.	Тур.	Max.	Unit
Oscillation frequency	fмах	15		34	MHz

(2) When inputting pulses to XTAI pin

$(\text{Topr} = -20 \text{ to } +75^{\circ}\text{C}, \text{ V} \text{ DD} = \text{AV}\text{DD} = 5.0\text{V} \pm 5\%)$							
Item	Symbol	Min.	Тур.	Max.	Unit		
High level pulse width	twнx	13		500	ns		
Low level pulse width	t wLx	13		500	ns		
Pulse cycle	t ск	26		1,000	ns		
Input high level	Vінх	Vdd - 1.0			V		
Input low level	VILX			0.8	V		
Rise time, fall time	tR, t⊧			10	ns		



(3) When inputting sine waves to XTAI pin via a capacitor


$(Topr = -20 \text{ to } +75^{\circ}\text{C}, \text{ V} \text{ DD} = \text{AV}\text{DD} = 5.0\text{V} \pm$	5%)
--	-----

Item	Symbol	Min.	Тур.	Max.	Unit
Input amplitude	V1	2.0		Vdd + 0.3	Vp-p

2. CLOK, DATA, XLAT, CNIN, SQCK and EXCK pins

Υ.	,		, I		,
Item	Symbol	Min.	Тур.	Max.	Unit
Clock frequency	fcк			0.65	MHz
Clock pulse width	t wcк	750			ns
Setup time	t su	300			ns
Hold time	tн	300			ns
Delay time	t⊳	300			ns
Latch pulse width	tw∟	750			ns
EXCK SQCK frequency	f⊤			0.65*	MHz
EXCK SQCK pulse width	fwт	750 [*]			ns


 $(V_{DD} = AV_{DD} = 5.0V \pm 5\%, V_{SS} = AV_{SS} = 0V, T_{OPT} = -20 \text{ to } +75^{\circ}C)$



* In pseudo double-speed playback mode, except when SQSO is Sub Q Read, the maximum operating frequency for SQCK is 300kHz and the minimum pulse width is 1.5µs.

3. BCKI, LRCKI and PCMDI pins	$(V_{DD} = AV_{DD} = 5.0V \pm 5\%, V_{SS} = AV_{SS} = 0V, T_{OP} = -20 \text{ to } +75^{\circ}\text{C})$
-------------------------------	--

Item	Symbol	Conditions	Min.	Тур.	Max.	Unit
BCK pulse width	tw		94			ns
DATAL, R setup time	t su		18			ns
DATAL, R hold time	tн		18			ns
LRCK setup time	t su		18			ns




1-bit DAC, LPF Block Analog Characteristics

Analog Characteristics (VDD = AVDD = 5.0V, Vss = AVss = 0V, Ta = 25°C)


ltem	Symbol	Conditions	Crystal	Min.	Тур.	Max.	Unit
Total		1kHz, 0dB data	384Fs		0.0050	0.0070	%
harmonic THD distortion		TKHZ, UUD Uala	768Fs		0.0045	0.0065	
S/N ratio S/N ¹		1kHz, 0dB data	384Fs	96	100		dB
0,11110	U/N	(using A-weighting filter)	768Fs	96	100		

For both items, Fs = 44.1 kHz.

The total harmonic distortion and S/N ratio measurement circuits are shown below.



LPF External Circuit Diagram





Item	Symbol	Min.	Тур.	Max.	Unit	Applicable pins
Output voltage	Vout		1.12 [*]		Vrms	*1
Load resistance	RL	8			kΩ	*1

 $(V_{DD} = AV_{DD} = 5.0V, V_{SS} = AV_{SS} = 0V, T_{OPT} = -20 \text{ to } +75^{\circ}\text{C})$

* Measured using the circuits on the previous page when a sine wave of 1kHz and 0dB is output.

Applicable pins

*1 LOUT1, LOUT2


Description of Functions

1. CPU Interface and Commands

CPU Interface

This interface uses DATA, CLOK and XLAT to set the modes.

The interface timing chart is shown below.



• Information on each address and the data is provided in Table 1-1.

• The internal registers are initialized by a reset when XRST is low; the initialization data is shown in Table 1-2. **Note)** When XLAT is low, SQCK must be set high.

Downloaded from Elcodis.com	electronic components distributor
-----------------------------	-----------------------------------

	C	I		I	1	ı	1	I	ı	SL	ı	1	1	ı
	0 0									ST BBSL				
Data 6	6		I				I	I		LRWO BSBST			I	
D	D2	I	I	I	I	I	I	I	I	LRWC	I	I	Ι	
	D3	I	Ι	Ι	I	Ι	Ι	I	I	FMUT	Ι	Ι	Ι	
	DO	I	I	Ι	I	I	I	0	AD0	AD0		Ι	Ι	-
Data 5	D1	I	I	Ι	I	Ι	I	0	AD1	AD1	I	Ι	Ι	
Dat	D2	I	I	Ι	I	Ι	Ι	DCOF	AD2	AD2	I	Ι	Ι	-
	D3	I	I	I	I	I	I	0	AD3	AD3	I	I	Ι	I
	DO	I		I	-	0	I	0	AD4	AD4	Ι	I	I	0
a 4	D1		I	I	7	1		0	AD5	AD5	Ι			0
Data 4	D2		I		4	0	ZMUT	ZMUT	AD6	AD6				Gain CAV0
	D3		I		œ	0			AD7	AD7	Ι			Gain Gain CAV1 CAV0
	DO		I		16	KSLO	0	0	AD8	AD8	0		VPO	VPON
а 3	D1		I	I	32	KSL1	0	0	AD9	AD9	0		VP1	LPWR
Data 3	D2	I	I	I	64	KSL3 KSL2 KSL1 KSL0	MCSL	MCSL	0	0	0		VP2	HIFC
	D3		I	I	128	KSL3	OPSL1 0	OPSL1	SMUT	SMUT	0		VP3	VC2C
	DO			l	256	VCO SEL2	SYCOF OPSL1	SYCOF OPSL1			MTSLO		VP4	SFSL
a 2	D		I	l	512	socī	0	0	OPSL2 0	OPSL2 1	MTSL1		VP5	ICAP
Data 2	D2		I	l	1024	0	0	0	0	0	TRMI TRMO MTSL1 MTSL0		VP6	CM0 EPWM SPDC ICAP SFSL VC2C HIFC LPWR VPON
	D3	I	I	I	2048	VCO SEL1	0	0	0	0	TRMI.	I	VP7	EPWM
	DO	ASO	0.02ms 0.05ms	1.45ms	4096	WSEL	0	0	АТТ	АТТ	0	Gain MDS0	Gain CLVS	СМО
1 e	D1	AS1	0.05ms 0.09ms	2.9ms	8192	DOUT	0	0	Mute	Mute	CPUSR	Gain MDS1	ТР	CM1
Data 1	D2	AS2	0.09ms 0.18ms	5.8ms	16384	DOUT Mute	DSPB ONOFF	DSPB ONOFF	0	0	SL0 (Gain MDP0	TB	CM3 CM2
	D3	AS3	0.18ms 0.09ms 0.05ms 0.02ms 0.36ms 0.18ms 0.09ms 0.05ms	11.6ms 5.8ms 2.9ms 1	32768 16384 8192	CDROM DOUT DOUT	0	0	0	0	SL1	Gain MDP1	0	CM3
	ß	0	-	0	-	0	-	-	0	0	-	0	-	0
ess	D	0	0	~	-	0	0	0	-		1	0	0	1
Address	D2	-	-	~	~	0	0	0	0	0	0	-	1	۲
	D3	0	0	0	0	۲	-	-		~	1	-	1	۲
- 		Auto sequence	Blind (A, E), Overflow (C) Brake (B)	Kick (D)	Auto sequence (N) track jump count	MODE specification	Function	specification			Serial bus CTRL	Servo coefficient setting	CLV CTRL	CLV mode
r name	Registe	4	5	9	2	8	c	מ	<	٢	В	U	D	Ш

		DO		I	I		I	I	0	I	I	I	Ι
	a 6	D1							0		I	I	I
	Data 6	D2					I		0	I	Ι	I	I
		D3							0				I
		DO					I	0	0	I	I	I	I
	a 5	D1						0	0				I
	Data 5	D2						0	0				I
		D3						0	0				I
		D0				0	0	0	0	I			0
	a 4	D1				0	-	0	0	ļ	-		0
	Data 4	D2	_		I	0	0	0	0	I		I	0
		D3	_		I	0	0	0	0	I		I	0
		DO	I		I	0	0	0	0	0	I	0	0
	Data 3	D1		I		0	-	0	0	0		0	0
	Dat	D2		I		0	0	0	0	0		0	0
		D3	—			0	0	0	0	0	_	0	0
		DO				-	0	0	0	0		0	0
	Data 2	D1	—			0	0	0	0	0	—	١	0
	Dat	D2				0	0	0	0	1		1	0
		D3	_	I		0	0	0	0	0		1	0
		D0	0	1	1	0	0	0	-	0	0	0	0
	Data 1	D1	0	0	1	0	0	0	~	١	١	0	0
	Dat	D2	0	1	1	0	0	0	0	0	1	0	0
		D3	0	0	0	0	0	0	0	0	0	0	0
		D0	0	1	0	-	0	1	0	-	0	1	0
	Address	D1	0	0	-	-	0	0	-	1	0	0	1
	Add	D2	1	-	-	-	0	0	0	0	1	1	1
5		D3	0	0	0	0	+	1	-	-	1	1	1
		Commana	Auto sequence	Blind (A, E), Overflow (C) Brake (B)	Kick (D)	Auto sequence (N) track jump count setting	MODE specification	Function specification	Audio CTRL	Serial bus CTRL	Servo coefficient setting	CLV CTRL	CLV mode
Ś	emsn 1	Register	4	5	9	7	8	6	A	В	С	D	Ш

– 14 –

Table 1-2

1-1. The meaning of the data for each address is explained below.

\$4X commands

Command	AS3	AS2	AS1	AS0
CANCEL	0	0	0	0
FOCUS-ON	0	1	1	1
1 TRACK JUMP	1	0	0	RXF
10 TRACK JUMP	1	0	1	RXF
2N TRACK JUMP	1	1	0	RXF
N TRACK MOVE	1	1	1	RXF

RXF = 0 FORWARD

RXF = 1 REVERSE

• When the Focus-on command (\$47) is canceled, \$02 is sent and the auto sequence is interrupted.

• When the Track jump/move commands (\$48 to \$4F) are canceled, \$25 is sent and the auto sequence is interrupted.

\$5X commands

Auto sequence timer setting

Setting timers: A, E, C, B

Command	D3	D2	D1	D0
Blind (A, E), Over flow (C)	0.18ms	0.09ms	0.05ms	0.02ms
Brake (B)	0.36ms	0.18ms	0.09ms	0.05ms

Ex.) D2 = D0 = 1, D3 = D1 = 0 (Initial Reset)

A = E = C = 0.11 msB = 0.23 ms

\$6X commands

Auto sequence timer setting

Setting timer: D

Command	D3	D2	D1	D0
KICK (D)	11.6ms	5.8ms	2.9ms	1.45ms

Ex.) D3 = 0, D2 = D1 = D0 = 1 (Initial Reset)

D = 10.15 ms

\$7X commands

Auto sequence track jump/move count setting (N)

Command	Data 1			Data 2			Data 3				Data 4					
Command	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
Auto sequence track jump count setting	2 ¹⁵	2 ¹⁴	2 ¹³	2 ¹²	2 ¹¹	2 ¹⁰	2 ⁹	2 ⁸	2 ⁷	2 ⁶	2 ⁵	24	2 ³	2 ²	2 ¹	20

This command is used to set N when a 2N-track jump and an N-track move are executed for auto sequence.

- The maximum track count is 65,535, but note that with 2N-track jumps the maximum track jump count is determined by the mechanical limitations of the optical system.
- The number of tracks jumped is counted according to the signals input from the CNIN pin.

\$8X commands

Commond		Da	ta 1			Dat	ta 2		Data 3				
Command	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0	
MODE specification	CDROM	DOUT Mute	DOUT ON/OFF	WSEL	VCO SEL1	0	SOCT	VCO SEL2	KSL3	KSL2	KSL1	KSL0	

_____ See the \$BX commands.

Data 4								
D3	D3 D2 D1 D0							
0	0	1	0					

Command bit	C2PO timing	Processing
CDROM = 1	See Timing Chart 1-1.	CDROM mode; average value interpolation and pre-value hold are not performed.
CDROM = 0	See Timing Chart 1-1.	Audio mode; average value interpolation and pre-value hold are performed.

Command bit	Processing					
DOUT Mute = 1	Digital Out output is muted. (DA output is not muted.)					
DOUT Mute = 0	When no other mute conditions are set, Digital Out output is not muted.					

Command bit	Processing
DOUT ON/OFF = 1	Digital Out is output from the DOUT pin.
DOUT ON/OFF = 0	Digital Out is not output from the DOUT pin.

Command bit	Sync protection window width	Application
WSEL = 1	±26 channel clock ^{*1}	Anti-rolling is enhanced.
WSEL = 0	±6 channel clock	Sync window protection is enhanced.


*1 In normal-speed playback, channel clock = 4.3218MHz.

Command bit			Processing
VCOSEL1	KSL3	KSL2	Fiblessing
0	0	0	Multiplier PLL VCO1 is set to normal speed, and the output is 1/1 frequency-divided.
0	0	1	Multiplier PLL VCO1 is set to normal speed, and the output is 1/2 frequency-divided.
0	1	0	Multiplier PLL VCO1 is set to normal speed, and the output is 1/4 frequency-divided.
0	1	1	Multiplier PLL VCO1 is set to normal speed, and the output is 1/8 frequency-divided.
1	0	0	Multiplier PLL VCO1 is set to high speed ^{*1} , and the output is 1/1 frequency-divided.
1	0	1	Multiplier PLL VCO1 is set to high speed ^{*1} , and the output is 1/2 frequency-divided.
1	1	0	Multiplier PLL VCO1 is set to high speed ^{*1} , and the output is 1/4 frequency-divided.
1	1	1	Multiplier PLL VCO1 is set to high speed ^{*1} , and the output is 1/8 frequency-divided.

*1 Approximately twice the normal speed.

Command bit			Brosseing
VCOSEL2	KSL1	KSL0	Processing
0	0	0	Wide-band PLL VCO2 is set to normal speed, and the output is 1/1 frequency-divided.
0	0	1	Wide-band PLL VCO2 is set to normal speed, and the output is 1/2 frequency-divided.
0	1	0	Wide-band PLL VCO2 is set to normal speed, and the output is 1/4 frequency-divided.
0	1	1	Wide-band PLL VCO2 is set to normal speed, and the output is 1/8 frequency-divided.
1	0	0	Wide-band PLL VCO2 is set to high speed ^{*2} , and the output is 1/1 frequency-divided.
1	0	1	Wide-band PLL VCO2 is set to high speed ^{*2} , and the output is 1/2 frequency-divided.
1	1	0	Wide-band PLL VCO2 is set to high speed ^{*2} , and the output is 1/4 frequency-divided.
1	1	1	Wide-band PLL VCO2 is set to high speed ^{*2} , and the output is 1/8 frequency-divided.

 $^{\ast \mathbf{2}}$ Approximately twice the normal speed.



Timing Chart 1-1

					Data 2 D0 and Subsequent data are D1/DAC function settings							ettings.		
Commond		Data 1			Dat	Data 2 Data 3			Data 4					
Command	D3	D2	D1	D0	D3 to D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
Function specification	0	DSPB ON/OFF	0	0	000	SYCOF	0	MCSL	0	0	ZDPL	ZMUT		
		OPSL1									Dat	a 5		
											D3	D2	D1	D0

\$9X commands (OPSL1= 0)

* Data 2 D0 and subsequent data are DF/DAC function settings.

\$9X commands (OPSL1= 1)

* Data 2 D0 and subsequent data are DF/DAC function settings.

Command	Data 1		Dat	a 2	Data 3			Data 4						
Commanu	D3	D2	D1	D0	D3 to D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
Function specification	0	DSPB ON/OFF	0	0	000	SYCOF	1	MCSL	0	0	ZDPL	ZMUT	0	0

OPSL1

	Data 5								
D3	3 D2 D1 D0								
0	DCOF	0	0						

Command bit	Processing					
DSPB = 1	Double-speed playback (CD-DSP block)					
DSPB = 0	Normal-speed playback (CD-DSP block)					

Command bit	Processing						
SYCOF = 1	RCK asynchronous mode						
SYCOF = 0	Normal operation						

* Set SYCOF = 0 in advance when setting the \$AX command LRWO to 1.

Command bit	Processing						
OPSL1 = 1	DCOF can be set.						
OPSL1 = 0	DCOF cannot be set.						

Command bit	Processing				
MCSL = 1 DF/DAC block master clock selection. Crystal = 768Fs (33.8688MHz)					
MCSL = 0	DF/DAC block master clock selection. Crystal = 384Fs (16.9344MHz)				

Command bit	Processing			
ZDPL = 1 LMUT and RMUT pins are high when muted.				
ZDPL = 0	LMUT and RMUT pins are low when muted.			

* See "Mute flag output" for the mute flag output conditions.

Command bit	Processing						
ZMUT = 1	Zero detection mute is on.						
ZMUT = 0	Zero detection mute is off.						

Command bit	Processing						
DCOF = 1	DC offset is off.						
DCOF = 0	DC offset is on.						

* DCOF can be set when OPSL1 = 1.

* Set DC offset to off when zero detection mute is on.

\$AX commands (OPSL2 = 0)

* Data 2 and subsequent data are DF/DAC function settings.

Command		Dat	a 1			Dat	Data 3			
Command	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2
Audio CTRL	0	0	Mute	ATT	0	0	0	EMPH	SMUT	0

OPSL2

Dat	a 3 Data 4 Data 5				Data 4					Data 6			
D1	D0	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0				

\$AX commands (OPSL2 = 1)

* Data 2 and subsequent data are DF/DAC function settings.

Command -		Dat	a 1			Dat	Data 3			
Commanu	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2
Audio CTRL	0	0	Mute	ATT	0	0	1	EMPH	SMUT	0

OPSL2

Dat	ata 3 Data 4				Data 5				Data 6				
D1	D0	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2	AD1	AD0	FMUT	LRWO	BSBST	BBSL

Command bit	Processing
Mute = 1	CD-DSP block mute is on. 0 data is output from the CD-DSP block.
Mute = 0	CD-DSP block mute is off.

Command bit	Processing				
ATT = 1 CD-DSP block output is attenuated (–12dB).					
ATT = 0	CD-DSP block attenuation is off.				

Command bit	Meaning				
OPSL2 = 1	FMUT, LRWO, BSBST and BBSL can be set.				
OPSL2 = 0	FMUT, LRWO, BSBST and BBSL cannot be set.				

Command bit	Processing		
EMPH = 1	De-emphasis is on.		
EMPH = 0	De-emphasis is off.		

 $^{\ast}\,$ If either the EMPHI pin or EMPH is high, de-emphasis is on.

Command bit	Processing			
SMUT = 1	Soft mute is on.			
SMUT = 0	Soft mute is off.			

 * If either the SMUT pin or SMUT is high, soft mute is on.

Command bit	Meaning		
AD9 to 0	Attenuation data.		

The attenuation data consists of 10 bits, and is set as follows.

Attenuation data	Audio output
3FFh	0dB
3FEh 3FDh :	–0.0085dB –0.017dB
001h	–60.198dB
000h	- ∞

The attenuation data (AD9 to AD0) consists of 10bits, and can be set in 1023 different ways.

The audio output from 001h to 3FFh is obtained using the following equation.

Audio output = 20 log
$$\frac{\text{Attenuation data}}{1024}$$
 [dB]

Command bit	Meaning
FMUT = 1	Forced mute is on.
FMUT = 0	Forced mute is off.

* FMUT can be set when OPSL2 = 1.

Command bit	Meaning
LRWO = 1	Forced synchronization mode Note)
LRWO = 0	Normal operation.

* LRWO can be set when OPSL2 = 1.

Note) Synchronization is performed at the first falling edge of LRCK during reset, so there is normally no need to set this mode. However, synchronization can be forcibly performed by setting LRWO = 1.

Command bit	Processing
BSBST = 1	Bass boost is on.
BSBST = 0	Bass boost is off.

* BSBST can be set when OPSL2 = 1.

Command bit	Processing			
BBSL = 1	Bass boost is Max.			
BBSL = 0	Bass boost is Mid.			


* BBSL can be set when OPSL2 = 1.

Data 2	D1 D0 D3 D2 D1 D0	CPUSR 0 TRM1 TRM0 MTSL1 MTSL0
Data 1	D2	SL0 CF
	D3	SL1
		Serial bus CTRL

mode	SubQ	Peak meter	SENS	D	SubQ	A	В	С
SLO	0		0	~	0		0	-
SL1	0	0	~	~	0	0	~	-
SOCT	0	0	0	0	-	~	~	۲

The SQSO pin output can be switched to the various signals by setting the SOCT command of \$8X and the SL1 and SL0 commands of \$BX. Set SQCK to high at the falling edge of XLAT.

Except for Sub Q and peak meter, the signals are loaded to the register when they are set at the falling edge of XLAT. Sub Q is loaded to the register with each SCOR, and Peak meter is loaded when a peak is detected.




Signal	Description
PER0 to 7	RF jitter amount (used to adjust the focus bias). 8-bit binary data in PER0 = LSB, PER7 = MSB.
FOK	Focus OK
GFS	High when the frame sync and the insertion protection timing match.
LOCK	GFS is sampled at 460Hz; when GFS is high, a high signal is output. If GFS is low eight consecutive samples, a low signal is output.
EMPH	High when the playback disc has emphasis.
ALOCK	GFS is sampled at 460Hz; when GFS is high eight consecutive samples, a high signal is output. If GFS is low eight consecutive samples, a low signal is output.
VF0 to 7	Used in CAV-W mode. Results of measuring the disc rotational velocity. (See Timing Chart 2-3.) VF0 = LSB, VF7 = MSB.
SPOA, B	SPOA and B pin inputs.
WFCK	Write frame clock output.
SCOR	High when either subcode sync S0 or S1 is detected.
GTOP	High when the sync protection window is open.
RFCK	Read frame clock output.
XRAOF	Low when the built-in 16K RAM exceeds the ±4 frame jitter margin.
L0 to L7, R0 to R7	Peak meter register output. L0 to 7 are the left-channel and R0 to 7 are the right-channel peak data. L0 and R0 are LSB.

C1F1	C1F2	C1 correction status
0	0	No Error
1	0	Single Error Correction
1	1	Irretrievable Error

C2F1	C2F2	C2 correction status
0	0	No Error
1	0	Single Error Correction
1	1	Irretrievable Error

Command bit	Processing
CPUSR = 1	XLON pin is high.
CPUSR = 0	XLON pin is low.

Peak meter



Setting the SOCT command of \$8X to 0 and the SL1 and SL0 commands of \$BX to 0 and 1, respectively, results in peak detection mode. The SQSO output is connected to the peak register. The maximum PCM data values (absolute value, upper 8bits) for the left and right channels can be read from SQSO by inputting 16 clocks to SQCK. Peak detection is not performed during SQCK input, and the peak register does not change during readout. This SQCK input judgment uses a retriggerable monostable multivibrator with a time constant of 270µs to 400µs. The time during which SQCK input is high should be 270µs or less. Also, peak detection is restarted 270µs to 400µs after SQCK input.

The peak register is reset with each readout (16 clocks input to SQCK).

The maximum value in peak detection mode is detected and held in this status until the next readout. When switching to peak detection mode, readout should be performed one time initially to reset the peak detection register.

Peak detection can also be performed for previous value hold and average value interpolation data.

Traverse monitor count value setting

These bits are set when monitoring the traverse condition of the SENS output according to the CNIN frequency division.

Comm	and bit	Processing
TRM1	TRM0	
0	0	1/64 frequency division
0	1	1/128 frequency division
1	0	1/256 frequency division
1	1	1/512 frequency division

Monitor output switching

The monitor output can be switched to the various signals by setting the MTSL1 and MTSL0 commands of \$B.

			Mode de	escription	
Command bit	Pin No.	47	48	49	50
MTSL1	MTSL0				
0	0	XUGF	XPCK	GFS	C2PO
0	1	MNT1	MNT0	MNT3	C2PO
1	0	RFCK	XPCK	XROF	GTOP

\$CX commands

Command	D3	D2	D1	D0
Servo coefficient setting	Gain MDP1	Gain MDP0	Gain MDS1	Gain MDS0
CLV CTRL (\$DX)				Gain CLVS

• CLV mode gain setting: GCLVS

Gain MDS1	Gain MDS0	Gain CLVS	GCLVS
0	0	0	–12dB
0	0	1	–6dB
0	1	0	–6dB
0	1	1	0dB
1	0	0	0dB
1	0	1	+6dB

CLVP mode gain setting: GMDP: GMDS

Gain MDP1	Gain MDP0	GMDP
0	0	–6dB
0	1	0dB
1	0	+6dB

Gain MDS1	Gain MDS0	GMDS
0	0	–6dB
0	1	0dB
1	0	+6dB

\$DX commands

Command		Dat	a 1		Data 2 Data 3							
Commanu	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
CLV CTRL	0	ТВ	TP	Gain CLVS	VP7	VP6	VP5	VP4	VP3	VP2	VP1	VP0

—— See the \$CX commands.

Command bit	Description
TB = 0	Bottom hold at a cycle of RFCK/32 in CLVS mode.
TB = 1	Bottom hold at a cycle of RFCK/16 in CLVS mode.
TP = 0	Peak hold at a cycle of RFCK/4 in CLVS mode.
TP = 1	Peak hold at a cycle of RFCK/2 in CLVS mode.

Command bit	Description
VP0 to 7 = F0 (H)	Playback at half (normal) speed
:	to Playback at normal (double)
VP0 to 7 = E0 (H)	speed

The rotational velocity R of the spindle can be expressed with the following equation.

$$R = \frac{256 - n}{32}$$

R: Relative velocity at normal speed = 1 n: VP0 to 7 setting value

Note) • Values in parentheses are for when DSPB is 1.

- Values when crystal is 16.9344MHz and XTSL is low or when crystal is 33.8688MHz and XTSL is high.
- VP0 to 7 setting values are valid in CAV-W mode.




Fig. 1-1

\$EX commands

Command	Data 1 Data 2						Dat	a 3				
Command	D3	D2	D1	D0	D3	D2	D1	D0	D3	D2	D1	D0
CLV mode	СМЗ	CM2	CM1	CM0	EPWM	SPDC	ICAP	SFSL	VC2C	HIFC	LPWR	VPON

	Comm	and bit		Mode	Description
CM3	CM2	CM1	CM0	Mode	Description
0	0	0	0	STOP	Spindle stop mode.*1
1	0	0	0	KICK	Spindle forward rotation mode.*1
1	0	1	0	BRAKE	Spindle reverse rotation mode. Valid only when LPWR = 0, in any mode.*1
1	1	1	0	CLVS	Rough servo mode. When the RF-PLL circuit isn't locked, this mode is used to pull the disc rotations within the RF- PLL capture range.
1	1	1	1	CLVP	PLL servo mode.
0	1	1	0	CLVA	Automatic CLVS/CLVP switching mode. Used for normal playback.

*1 See Timing Charts 1-2 to 1-6.

			Comm	and bit				Mode	Description
EPWM	SPDC	ICAP	SFSL	VC2C	HIFC	LPWR	VPON	woue	Description
0	0	0	0	0	0	0	0	CLV-N	Crystal reference CLV servo.
0	0	0	0	1	1	0	0	CLV-W	Used for normal-speed playback in CLV-W mode.*2
0	1	1	0	0	1	0	1	CAV-W	Spindle control with VP0 to 7.
1	0	1	0	0	1	0	1	CAV-W	Spindle control with the external PWM.

*2 Figs. 3-1 and 3-2 show the control flow with the microcomputer software in CLV-W mode.

Commond		Dat	a 4	
Command	D3	D2	D1	D0
SPD mode	Gain CAV1	Gain CAV0	0	0


Gain CAV1	Gain CAV0	Gain
0	0	0dB
0	1	–6dB
1	0	–12dB
1	1	–18dB

• This sets the gain when controlling the spindle with the phase comparator in CAV-W mode.

Mode	LPWR	Command	Timing chart
		KICK	1-2 (a)
CLV-N	0	BRAKE	1-2 (b)
		STOP	1-2 (c)
		KICK	1-3 (a)
	0	BRAKE	1-3 (b)
CLV-W		STOP	1-3 (c)
		KICK	1-4 (a)
	1	BRAKE	1-4 (b)
		STOP	1-4 (c)
		KICK	1-5 (a)
	0	BRAKE	1-5 (b)
CAV-W		STOP	1-5 (c)
		KICK	1-6 (a)
	1	BRAKE	1-6 (b)
		STOP	1-6 (c)


Mode	LPWR	Timing chart
CLV-N	0	1-7
CLV-W	0	1-8
	1	1-9
	0	1-10 (EPWM = 0)
CA1/1N/	1	1-11 (EPWM = 0)
CAV-W	0	1-12 (EPWM = 1)
	1	1-13 (EPWM = 1)

Timing Chart 1-2 CLV-N mode LPWR = 0





Timing Chart 1-3

CLV-W mode (when following the spindle rotational velocity) LPWR = 0




Timing Chart 1-4 CLV-W mode (when following the spindle rotational velocity) LPWR = 1






The BRAKE pulse is masked when LPWR = 1.

Timing Chart 1-12 CAV-W mode EPWM = 1, LPWR = 0



Timing Chart 1-13 CAV-W mode EPWM = LPWR = 1



The BRAKE pulse is masked when LPWR = 1.

1-2. Description of SENS Output

The following signals are output from SENS, depending on the microcomputer serial register value (latching not required).

Microcomputer serial register value (latching not required)	SENS output	Meaning
\$0X, 1X, 2X, 3X	SEIN	SEIN, a signal input to this LSI from the SSP, is output.
\$4X	XBUSY	Low while the auto sequencer is in operation, high when operation terminates.
\$5X	FOK	Outputs the signal input to the FOK pin. Normally, FOK (from RF) is input. High for "focus OK".
\$6X	SEIN	SEIN, a signal input to this LSI from the SSP, is output.
\$AX	GFS	High when the regenerated frame sync is obtained with the correct timing.
\$EX	OV64	Low when the EFM signal, after passing through the sync detection filter, is lengthened by 64 channel clock pulses or more.
\$7X, 8X, 9X, BX, DX, FX	"L"	SENS pin is fixed to low.
\$CX	CNIN division	Calculates the number of tracks from the frequency division ratio set by \$B.High when \$C is latched; toggles each time CNIN is input the number of times set in register B.

Note that the SENS output can be read out from the SQSO pin when SOCT = 0, SL1 = 1 and SL0 = 0. (See the \$BX commands.)

2. Subcode Interface

This section explains the subcode interface.

There are two methods for reading out a subcode externally.

The 8-bit subcodes P to W can be read from SBSO by inputting EXCK to the CXD2589Q.

Sub Q can be read out after checking the CRC of the 80bits in the subcode frame.

Sub Q can be read out from the SQSO pin by inputting 80 clock pulses to the SQCK pin when SCOR comes correctly and CRCF is high.

2-1. P to W Subcode Readout

Data can be read out by inputting EXCK immediately after WFCK falls. (See Timing Chart 2-1.)

2-2. 80-bit Sub Q Readout


Fig. 2-1 shows the peripheral block of the 80-bit Sub Q register.

- First, Sub Q, regenerated at one bit per frame, is input to the 80-bit serial/parallel register and the CRC check circuit.
- 96-bit Sub Q is input, and if the CRC is OK, it is output to SQSO with CRCF = 1. In addition, 80bits are loaded into the parallel/serial register.

When SQSO goes high 400µs (monostable multivibrator time constant) or more after subcode readout, the CPU determines that new data (which passed the CRC check) has been loaded.

- When the 80-bit data is loaded, the order of the MSB and LSB is inverted within each byte. As a result, although the sequence of bytes is the same, the bits within the bytes are now ordered LSB first.
- Once the 80-bit data load is confirmed, SQCK is input so that the data can be read. The SQCK input is detected, and the retriggerable monostable multivibrator is reset while the input is low.
- The retriggerable monostable multivibrator has a time constant from 270µs to 400µs. When the duration when SQCK is high is less than this time constant, the monostable multivibrator is kept reset; during this interval, the serial/parallel register is not loaded into the parallel/serial register.
- While the monostable multivibrator is being reset, data cannot be loaded in the 80-bit parallel/serial register. In other words, while reading out with a clock cycle shorter than this time constant, the register will not be rewritten by CRCOK and others. (See Timing Chart 2-2.)
- The high and low intervals for SQCK should be between 750ns and 120µs.

Timing Chart 2-1



Sub Code P.Q.R.S.T.U.V.W Read Timing





Fig. 2-1. Block Diagram

WFCK SCOR SCOR SCOR SOSO CR Registere Registere Registere	Determir Clock Registere load forbidder	3 Ider Determined by mode			CRCF2
Order Inversion B0 Clock Registere	Determir a load forbidder	ed by mode			CRCF2
CRCF1 80 Clock 80 Clock Registere	Determir	ed by mode			CRCF2
ono/multi (Internal)	e load forbidder				
750ns to 120µs	270µs to 400µs for SQCK = High	QCK = High			
Sack					
SQSO CRCF ADR0 ADR1 A	ADR2 ADR3	з Стьо	СТС1	СТ12	СПЗ

Timing Chart 2-2

- 36 -

Timing Chart 2-3



The relative velocity R of the disc can be expressed with the following equation.

 $R = \frac{m+1}{32}$ (R: Relative velocity, m: Measurement results)

VF0 to 7 is the result obtained by counting VCKI/2 pulses while the reference signal (132.2kHz) generated from the crystal (384Fs) is high. This count is 31 when the disc is rotating at normal speed and 63 when it is rotating at double speed (when DSPB is low).

3. Description of Modes

This LSI has three basic operating modes using a combination of spindle control and the PLL. The operations for each mode are described below.

3-1. CLV-N Mode

This mode is compatible with the CXD2507AQ, and operation is the same as for the conventional control. The PLL capture range is ±150kHz.

3-2. CLV-W Mode

This is the wide capture range mode. This mode allows the PLL to follow the rotational velocity of the disc. This rotational following control has two types: using the built-in VCO2 or providing an external VCO. The spindle is the same CLV servo as for the conventional series. Operation using the built-in VCO2 is described below. (When using an external VCO, input the signal from the VPCO pin to the low-pass filter, use the output from the low-pass filter as the control voltage for the external VCO, and input the oscillation output from the VCO to the VCKI pin.)

While starting to rotate a disc and/or speeding up to the lock range from the condition where the disc is stopped, CAV-W mode should be used. This is because the capture range for CLV-W mode is wider than the conventional lock range. Concretely, first send \$E6650 to set CAV-W mode and kick the disc, then send \$E60C0 to set CLV-W mode when ALOCK is high. Playback is normally performed in CLV-W mode. The microcomputer monitors the serial data output, and must return the operation to the speed adjusting state (CAV-W mode) when ALOCK becomes low. The control flow according to the microcomputer software is shown in Fig. 3-2.

In CLV-W mode (normal), low power consumption is achieved by setting LPWR to high. Control was formerly performed by applying acceleration and deceleration pulses to the spindle motor. However, when LPWR is set to high, deceleration pulses are not output, thereby achieving low power consumption mode.

Note) The capture range for CLV-W mode has theoretically the range up to the signal processing limit.

3-3. CAV-W Mode

This is CAV mode. In this mode, the external clock is fixed and it is possible to control the spindle to variable rotational velocity. The rotational velocity is determined by the VP0 to 7 setting values or the external PWM. When controlling the spindle with VP0 to 7, setting CAV-W mode with the \$E6650 command and controlling VP0 to 7 with the \$DX commands allows the rotational velocity to be varied from low-speed to double-speed. (See the \$DX commands.) Also, when controlling the spindle with the external PWM, the PWMI pin is binary input which becomes KICK during high intervals and BRAKE during low intervals.

The microcomputer can know the rotational velocity using V16M. The reference for the velocity measurement is a signal of 132.2kHz obtained by 1/128-frequency dividing the crystal (384Fs). The velocity is obtained by counting V16M/2 pulses while the reference is high, and the result is output from the new CPU interface as 8bits (VF0 to 7). These measurement results are 31 when the disc is rotating at normal speed or 63 when it is rotating at double speed. These values match those of the 256-n for control with VP0 to 7.

In CAV-W mode, the spindle is set to the desired rotational velocity and the operation speed for the entire system follows this rotational velocity. Therefore, the cycles for the Fs system clock, PCM data and all other output signals from this LSI change according to the rotational velocity of the disc (excluding DATO, CLKO and XLTO).

Note) The capture range for this mode is theoretically up to the signal processing limit.




Fig. 3-1. Disc Stop to Normal Condition in CLV-W Mode

CLV-W Mode




Fig. 3-2. CLV-W Mode Flow Chart - 39 -

4. Description of Other Functions

4-1. Channel Clock Regeneration by the Digital PLL Circuit

 The channel clock is necessary for demodulating the EFM signal regenerated by the optical system. Assuming T as the channel clock cycle, the EFM signal is modulated in an integer multiple of T from 3T to 11T. In order to read the information in the EFM signal, this integer value must be read correctly. As a result, T, that is the channel clock, is necessary.


In an actual player, the PLL is necessary to regenerate the channel clock because the fluctuation in the spindle rotation alters the width of the EFM signal pulses.

The block diagram of this PLL is shown in Fig. 4-1.

The CXD2589Q has a built-in three-stage PLL.

- The first-stage PLL is for the wide-band PLL. When the internal VCO2 is used, an external LPF is necessary; when not using the internal VCO2, external LPF and VCO are required.
- The output of this first-stage PLL is used as a reference for all clocks within the LSI.
- The second-stage PLL generates the high-frequency clock needed by the third-stage digital PLL.
- The third-stage PLL is a digital PLL that regenerates the actual channel clock.
- A new digital PLL has been provided for CLV-W mode to follow the rotational velocity of the disc in addition to the conventional secondary loop.

Block Diagram 4-1



– 41 –

4-2. Frame Sync Protection

- In normal-speed playback, a frame sync is recorded approximately every 136µs (7.35kHz). This signal is
 used as a reference to recognize the data within a frame. Conversely, if the frame sync cannot be
 recognized, the data is processed as error data because the data cannot be recognized. As a result,
 recognizing the frame sync properly is extremely important for improving playability.
- In the CXD2589Q, window protection and forward protection/backward protection have been adopted for frame sync protection. These functions achieve very powerful frame sync protection. There are two window widths: one for cases where a rotational disturbance affects the player and the other for cases where there is no rotational disturbance (WSEL = 0/1). In addition, the forward protection counter is fixed to 13, and the backward protection counter to 3. Concretely, when the frame sync is being played back normally and then cannot be detected due to scratches etc., a maximum of 13 frames are inserted. If the frame sync cannot be detected for 13 frames or more, the window opens to resynchronize the frame sync.

In addition, immediately after the window opens and the resynchronization is executed, if a proper frame sync cannot be detected within 3 frames, the window opens immediately.

4-3. Error Correction

• In the CD format, one 8-bit data contains two error correction codes, C1 and C2. For C1 correction, the code is created with 28-byte information and 4-byte C1 parity.

For C2 correction, the code is created with 24-byte information and 4-byte parity.


Both C1 and C2 are Reed-Solomon codes with a minimum distance of 5.

- The CXD2589Q's SEC strategy uses powerful frame sync protection and C1 and C2 error correction to achieve high playability.
- The correction status can be monitored externally. See Table 4-1.
- When the C2 pointer is high, the data in question was uncorrectable. Either the pre-value was held or an average value interpolation was made for the data.

MNT3	MNT1	MNT0	Description	
0	0	0	No C1 errors	
0	0	1	One C1 error corrected	
0	1	1	C1 correction impossible	
1	0	0	No C2 errors	
1	0	1	One C2 error corrected	
1	1	1	C2 correction impossible	

Table 4-1.


Timing Chart 4-1



4-4. DA Interface

• The CXD2589Q DA interface is as described below.

This interface includes 48 cycles of the bit clock within one LRCK cycle, and is MSB first. When LRCK is high, the data is for the left channel.




Timing Chart 4-2

4-5. Digital Out

There are three Digital Out formats: the type 1 format for broadcasting stations, the type 2 form 1 format for home use, and the type 2 form 2 format for the manufacture of software.

The CXD2589Q supports type 2 form 1.

Sub Q data which are matched twice in succession after a CRC check are input to the first four bits (bit 0 to 3) of the channel status.





4-6. Servo Auto Sequencer

This function performs a series of controls, including auto focus and track jumps. When the auto sequence command is received from the CPU, auto focus, 1-track jump, 2N-track jumps, and N-track move are executed automatically.

SSP (servo signal processor LSI) is used in an exclusive manner during the auto sequence execution (when XBUSY = low), so that commands from the CPU are not transferred to the SSP, but can be sent to the CXD2589Q.

Connect the CPU, RF and SSP as shown in Fig. 4-2.

When CLOK goes from low to high while XBUSY is low, XBUSY does not become high for a maximum of 100µs after that point. This is to prevent the transfer of erroneous data to the SSP when XBUSY changes from low to high by the monostable multivibrator, which is reset by CLOK being low (when XBUSY is low).

(a) Auto Focus (\$47)

Focus search-up is performed, FOK and FZC are checked, and the focus servo is turned on.

If \$47 is received from the CPU, the focus servo is turned on according to Fig. 4-3. The auto focus starts with focus search-up, and the pickup should be lowered beforehand (focus search-down). In addition, blind E of register 5 is used to eliminate FZC chattering. In other words, the focus servo is turned on at the falling edge of FZC after FZC has been continuously high for a longer time than E.

Connection diagram for using auto sequencer (example)




Fig. 4-3-(a). Auto Focus Flow Chart




Fig. 4-3-(b). Auto Focus Timing Chart

(b) Track Jump

1, 10, and 2N-track jumps are performed respectively. Always use this when the focus, tracking, and sled servos are on. Note that tracking gain-up and braking-on should be sent beforehand because they are not involved in this sequence.

1-track jump

When \$48 (\$49 for REV) is received from the CPU, a FWD (REV) 1-track jump is performed in accordance with Fig. 4-4. Set blind A and brake B with register 5.

• 10-track jump

When \$4A (\$4B for REV) is received from the CPU, a FWD (REV) 10-track jump is performed in accordance with Fig. 4-5. The principal difference from the 1-track jump is to kick the sled. In addition, after kicking the actuator, when 5 tracks have been counted through CNIN, the brake is applied to the actuator. Then, when the actuator speed is found to have slowed up enough (determined by the CNIN cycle becoming longer than the overflow C set with register 5), the tracking and sled servos are turned on.

2N-track jump

When \$4C (\$4D for REV) is received from the CPU, a FWD (REV) 2N-track jump is performed in accordance with Fig. 4-6. The track jump count N is set with register 7. Although N can be set to 216 tracks, note that the setting is actually limited by the actuator. CNIN is used for counting the number of jumps. Although the 2N-track jump basically follows the same sequence as the 10-track jump, the one difference is that after the tracking servo is turned on, the sled continues to move only for "D", set with register 6.

N-track move

When \$4E (\$4F for REV) is received from the CPU, a FWD (REV) N-track move is performed in accordance with Fig. 4-7. N can be set to 216 tracks. CNIN is used for counting the number of jumps. This N-track move is executed only by moving the sled, and is therefore suited for moving across several thousand to several ten-thousand tracks.




Fig. 4-4-(a). 1-Track Jump Flow Chart




Fig. 4-4-(b). 1-Track Jump Timing Chart




Fig. 4-5-(a). 10-Track Jump Flow Chart




Fig. 4-5-(b). 10-Track Jump Timing Chart





Fig. 4-6-(a). 2N-Track Jump Flow Chart








Fig. 4-7-(a). N-Track Move Flow Chart





Fig. 4-7-(b). N-Track Move Timing Chart

4-7. Digital CLV

Fig. 4-8 shows the Block Diagram. Digital CLV outputs MDS error and MDP error signals with PWM, with the signal sampling frequency increased up to 130kHz during normal-speed playback in CLVS, CLVP and other modes.

In addition, the digital spindle servo gain is variable.





CLVS U/D: Up/down signal from CLVS servo MDS error: Frequency error for CLVP servo MDP error: Phase error for CLVP servo PWMI: Spindle drive signal from the microcomputer for CAV servo



4-8. Asymmetry Compensation




Fig. 4-9. Example of Asymmetry Compensation Application Circuit

5. 1bit DAC Block

5-1. DAC Block Input Timing

Timing Chart 5-1 shows the input timing for the DAC block.

Audio data is not transferred from the CD signal processer block to the DAC block inside the CXD2589Q. This is to allow data to be sent to the DAC block via the audio DSP, etc.

When data is input to the DAC block without using the audio DSP, the data must be connected outside the LSI. In this case, EMPH, LRCK, BCK and PCMD can be connected directly with EMPHI, LRCKI, BCKI and PCMDI, respectively.

5-2. Description of DAC Block Functions

Zero data detection

When the condition where the lower 4bits of the input data are DC and the remaining upper bits are all "0" or all "1" has continued for approximately 300ms, zero data is detected. Zero data detection is performed independently for the left and right channels.

Mute flag output


The LMUT and RMUT pins go active when any one of the following conditions is met.

The polarity can be selected by the ZDPL command of \$9X.

- When zero data is detected
- When a high signal is input to the SYSM pin
- When the SMUT command of \$AX is set

Attenuation operation

Assuming attenuation data X1, X2 and X3 (X1 > X3 > X2), the corresponding audio outputs are Y1, Y2 and Y3 (Y1 > Y3 > Y2). First, X1 is sent, followed by X2. If X2 is sent before X1 reaches Y1 (A in the figure), X1 continues approaching Y2. Next, if X3 is sent before X1 reaches Y2 (B or C in the figure), X1 then approaches Y3 from the value (B or C in the figure) at that point.




DAC block mute operation

Soft mute

Soft mute results and the input data is attenuated to zero when any one of the following conditions is met.

- When attenuation data of "000" (high) is set
- When the SMUT command of \$AX is set to 1
- When a high signal is input to the SYSM input pin



Forced mute


Forced mute results when the FMUT command of \$AX is set to 1.

- Forced mute fixes the PWM output that is input to the LPF block to low.
- * When setting FMUT, set OPSL2 to 1. (See the \$AX commands.)

Zero detection mute

Forced mute is applied when the \$9X command ZMUT is set to 1 and the zero data is detected for the left and right channels.

(See "Zero data detection".)



Timing Chart 5-1

LRCK Synchronization

Synchronization is performed at the first falling edge of the LRCK input during reset.

After that, synchronization is lost when the LRCK input frequency changes and resynchronization must be performed.

The LRCK input frequency changes when the master clock of the LSI is switched and the playback speed changes such as the following cases.

- When the XTSL pin switches between high and low
- When the DSPB command of \$9X setting changes
- When the MCSL command of \$9X setting changes

LRCK switching may also be performed if there are other ICs between the CD-DSP block and the DAC block. Resynchronization must be performed in this case as well.

For resynchronization, set the LRWO command of \$AX to 1, wait for one LRCK cycle or more, and then set LRWO to 0.

* When setting LRWO, set OPSL2 to 1. (See the \$AX commands.)

SYCOF

When LRCK, PCMD and BCK are connected directly with LRCKI, PCMDI and BCKI, respectively, playback can be performed easily in CAV-W mode by setting SYCOF of address 9 to 1.

Normally, the memory proof, etc., is used for playback in CAV-W mode.

In CAV-W mode, the LRCK output conforms not to the crystal but to the VCO. Therefore, synchronization is frequently lost.


Setting SYCOF of address 9 to 1 ignores that the LRCKI input synchronization is lost, facilitating playback. However, the playback is not perfect because pre-value hold or data skip occurs due to the wow flutter in the LRCKI input.

- * Set SYCOF to 0 except when connecting LRCK, PCMD and BCK directly with LRCKI, PCMDI and BCKI, respectively, and performing playback in CAV-W mode.
- * Set SYCOF to 0 in advance when LRCK resynchronization is applied with LRWO=1.

Digital Bass Boost

Bass boost without external parts is possible using the built-in digital filter. The boost strength has two levels: Mid. and Max. BSBST and BBSL of address A are used for the setting.

See Graph 5-2 for the digital bass boost frequency response.



Graph 5-2.

6. LPF Block

The CXD2589Q contains an initial-stage secondary active LPF with numerous resistors and capacitors and an operational amplifier with reference voltage.

The resistors and capacitors are attached externally, allowing the cut-off frequency fc to be determined flexibly. The reference voltage (Vc) is $(AV_{DD} - AV_{SS})/2$.

The LPF block application circuit is shown below. In this circuit, the cut-off frequency is $fc \approx 40 \text{kHz}$.

The external capacitors' values when fc = 30kHz and 50 kHz are noted below as a reference. The resistors' values do not change at this time.

When fc ≈ 30kHz: C1 = 200pF, C2 = 910pF
When fc ≈ 50kHz: C1 = 120pF, C2 = 560pF

LPF Block Application Circuit




Fig. 6-1. LPF External Circuit

7. Setting Method of the CXD2589Q Playback Speed (in CLV-N mode)

(A) CD-DSP block

The playback modes shown below can be selected by the combination of the crystal, XTSL pin and DSPB command of \$9X.

X'tal	XTSL	DSPB	CD-DSP block playback speed
768Fs	1	0	1×
768Fs	1	1	2×
384Fs	0	0	1×
384Fs	0	1	2×
384Fs	1	1	1×*1

CD-DSP block playback speed

Fs = 44.1 kHz

*1 Low power consumption mode. The CD-DSP processing speed is halved, allowing the power consumption to be decreased.


(B) 1-bit DAC block

The operating speed of the DAC block is determined by the crystal and the MCSL command of \$9X regardless of the operating conditions of the CD-DSP block mentioned above. This allows the playback mode for the DAC block and CD-DSP block to be set independently.


1-bit DAC block playback speed

X'tal	MCSL	DAC block playback speed
768Fs	1	1×
768Fs	0	2×
384Fs	0	1×

Fs = 44.1 kHz



Package Outline Unit: mm



80PIN QFP (PLASTIC)

PACKAGE STRUCTURE

			PACKAGE MATERIAL	EPOXY RESIN
SONY CODE	QFP-80P-L03		LEAD TREATMENT	SOLDER PLATING
EIAJ CODE	LQFP080-P-1414		LEAD MATERIAL	42/COPPER ALLOY
JEDEC CODE			PACKAGE MASS	0.6g