Oki, Network Solutions
for a Global Society
PEDL 9270A-01
Semiconductor

## GENERAL DESCRIPTION

The ML9270A-xx is a monolithic IC designed for directly driving the anode of the vacuum fluorescent display tube.The device contains a 34 -bit shift register circuit, 33-bit latch circuit, PLA ( $33 * 33$ Matrix) and 33-output circuit on a single chip.
Display data is serially stored in the shift register at the rising edge of a CLOCK pulse.
Setting the BLANK_BAR pin low allows all the driver outputs to be driven low, which makes it possible to set the display blanking.
It is possible to use this device as "Self Load" by connecting DATA with LOAD ENABLE
FEATURES

- Logic power supply $\left(\mathrm{V}_{\mathrm{DD}}\right) \quad: 3.3 \mathrm{~V} \pm 10 \%$ or $5.0 \mathrm{~V} \pm 10 \%$
- VFD tube drive power supply ( $\mathrm{V}_{\text {DISP }}$ ) : 8 to 18 V
- VFD driver output can be connected directly to the VFD tube. No pull-down resistor is required.
- VFD driver output current
- Segment driver (OUTPUT1 to 13) : $-6.0 \mathrm{~mA}\left(\mathrm{~V}_{\text {DISP }}=9.5 \mathrm{~V}\right)$
- Segment driver (OUTPUT14 to 21) : $-1.5 \mathrm{~mA}\left(\mathrm{~V}_{\text {DISP }}=9.5 \mathrm{~V}\right)$
- Segment driver (OUTPUT22 to 33) : $-6.0 \mathrm{~mA}\left(\mathrm{~V}_{\text {DISP }}=9.5 \mathrm{~V}\right)$
- Data transfer speed
$: 5.0 \mathrm{MHz}$
- Package : 44-pin plastic QFP (QFP44-P-910-0.80-2K)
- Built-in power on reset circuit


## BLOCK DIAGRAM



## PIN CONFIGURATION (TOP VIEW)



PIN DESCRIPTION

| Pin | Symbol | Type | Connects to | Description |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \hline 32 \text { to } 38, \\ 40 \text { to } 44,1 \\ \hline 11 \text { to } 16, \\ 18 \text { to } 23 \end{gathered}$ | $\begin{gathered} \text { OUTPUT } \\ 1 \text { to } 13 \\ \hline \text { OUTPUT } \\ 22 \text { to } 33 \end{gathered}$ | O | VFD tube anode electrode | High voltage driver outputs for driving VFD tube. <br> The driver outputs are in phase with the corresponding latch outputs. <br> The direct connection to the anode of a VFD tube eliminates pull-down resistors. loH1 > -1.5 mA |
| $\begin{aligned} & 2 \text { to } 5, \\ & 7 \text { to } 10 \end{aligned}$ | OUTPUT <br> 14 to 21 | 0 | VFD tube grid electrode | High voltage driver outputs for driving VFD tube. <br> The driver outputs are in phase with the corresponding latch outputs. <br> The direct connection to the anode of a VFD tube eliminates pull-down resistors. $\mathrm{l}_{\mathrm{OH} 1}>-6.0 \mathrm{~mA}$ |
| 24 | DATA OUT | 0 | LOAD ENABLE <br> or Next Device | Serial data output pin of shift register. <br> Data in output through the DATA OUT pin in synchronization with the CLOCK signal. It is possible to use this device as "Self Load" by connecting DATA with LOAD ENABLE. |
| 28 | $\mathrm{V}_{\mathrm{DD}}$ | - | Power supply | $V_{D D}-G N D$ are power supplies for internal logic. <br> $V_{\text {DISP-GND }}$ are power supplies for driving fluorescent tubes. <br> Apply $\mathrm{V}_{\text {DISP }}$ after $\mathrm{V}_{\text {DD }}$ is applied. |
| 29 | $V_{\text {DISP }}$ |  |  |  |
| 26 | GND |  |  |  |
| 25 | $\begin{aligned} & \text { LOAD } \\ & \text { ENABLE } \end{aligned}$ | 1 | Micro- <br> Controller <br> or DATA OUT | Latch signal input pin of display data latch logic. <br> If the LOAD ENABLE pin is high, the data of the shift register is through. <br> If the LOAD ENABLE pin is low, the data of the shift register does the latch. |
| 27 | BLANK_BAR | 1 | Micro- <br> Controller | BLANK_BAR input pin with a built-in pull-up resistor. <br> The BLANK_BAR pin is normally being set high. <br> If the BLANK_BAR pin is low, the all driver outputs are " L " level. |
| 30 | DATA | 1 | Micro- <br> Controller | Serial data input pin of the shift register. Display data (positive logic) is input in through the DATA pin synchronization with CLOCK. |
| 31 | CLOCK | 1 | Micro- <br> Controller | Shift register clock input pin. <br> Shift register reads data through DATA while the CLOCK pin is low state and the data in the shift register is shifted from one stage to the next stage at the rising edge of the CLOCK. |

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Supply Voltage (1) | $\mathrm{V}_{\mathrm{DD}}$ | - | -0.3 to +6.5 | V |
| Supply Voltage (2) | $\mathrm{V}_{\mathrm{DISP}}$ | - | -0.3 to +25 | V |
| Input Voltage | $\mathrm{V}_{\mathrm{IN}}$ | - | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output Voltage (1) | $\mathrm{V}_{\mathrm{O} 1}$ | DATA OUT | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output Voltage (2) | $\mathrm{V}_{\mathrm{O} 2}$ | OUTPUT1 to 33 | -0.3 to $\mathrm{V}_{\mathrm{DISP}+0.3}$ | V |
| Storage Temperature | $\mathrm{T}_{\mathrm{STG}}$ | - | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Power Dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\mathrm{Ta}<105^{\circ} \mathrm{C}$ | 266 | mW |
| Output Current | $\mathrm{l}_{\mathrm{O} 1}$ | OUTPUT1 to 13, | $\mathrm{OUTPUT}^{22}$ to 33 | -18.0 to +2.0 |

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage (1) | $V_{\text {DD }}$ | When the power supply voltage is 5.0 V (typ.) | 4.5 | 5.0 | 5.5 | V |
|  |  | When the power supply voltage is 3.3 V (typ.) | 3.0 | 3.3 | 3.6 | V |
| Supply Voltage (2) | $\mathrm{V}_{\text {DISP }}$ | - | 8 | - | 18 | V |
| CLOCK Frequency | $\mathrm{f}_{\text {cLK }}$ | - | - | - | 5.0 | MHz |
| Operating Temperature | Ta | - | -40 | - | +105 | ${ }^{\circ} \mathrm{C}$ |

## ELECTRICAL CHARACTERISTICS

DC Characteristics
$\left(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%\right.$ or $3.3 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{DISP}}=8$ to $18 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=5.0 \mathrm{MHz}, \mathrm{Ta}=-40$ to $+105^{\circ} \mathrm{C}$, unless otherwise specified)

| Parameter | Symbol | Applied pin | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| High Level Input Voltage | $\mathrm{V}_{\mathrm{H}}$ | All inputs | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | $0.7 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ | 0.8 V DD | - | - | V |
| Low Level Input Voltage | $\mathrm{V}_{\text {IL }}$ | All inputs | $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ | - | - | $0.3 \mathrm{~V}_{\mathrm{DD}}$ | V |
|  |  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ | - | - | 0.2 V DD | V |
| High Level Input Current | $\mathrm{I}_{\mathrm{H} 1}$ | *1 | $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{DD}}$ | -1.0 | - | +1.0 | $\mu \mathrm{A}$ |
|  | $\mathrm{l}_{1+2}$ | BLANK_BAR | $\mathrm{V}_{\mathrm{H}}=\mathrm{V}_{\mathrm{DD}}$ | -1.0 | - | +1.0 | $\mu \mathrm{A}$ |
| Low Level Input Current | $\mathrm{l}_{\text {LL1 }}$ | *1 | $\mathrm{V}_{\mathrm{IL}}=0.0 \mathrm{~V}$ | -1.0 | - | +1.0 | $\mu \mathrm{A}$ |
|  | 1 lL 2 | $\begin{gathered} \text { BLANK_BAR } \\ * 4 \end{gathered}$ | $\begin{aligned} \mathrm{V}_{\mathrm{DD}} & =5.0 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{IL}} & =0.0 \end{aligned}$ | -120 | -75 | -30 | $\mu \mathrm{A}$ |
|  |  |  | $\begin{aligned} \mathrm{V}_{\mathrm{DD}} & =3.3 \mathrm{~V}, \\ \mathrm{~V}_{\mathrm{IL}} & =0.0 \mathrm{~V} \end{aligned}$ | -60 | -38 | -15 | $\mu \mathrm{A}$ |
| High Level Output Voltage | $\mathrm{V}_{\mathrm{OH} 1}$ | *2 | $\begin{aligned} & \mathrm{V}_{\mathrm{DISP}}=9.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH} 1}=-6.0 \mathrm{~mA} \end{aligned}$ | $V_{\text {DISP }}-0.5$ | - | - | V |
|  | $\mathrm{V}_{\mathrm{OH} 2}$ | *3 | $\begin{aligned} & \mathrm{V}_{\mathrm{DISP}}=9.5 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OH} 2}=-1.5 \mathrm{~mA} \end{aligned}$ | V ${ }_{\text {DISP }}$-0.5 | - | - | V |
|  | $\mathrm{V}_{\text {он3 }}$ | DATA OUT | $\begin{aligned} \mathrm{V}_{\mathrm{DD}} & =5.0 \mathrm{~V}, \\ \mathrm{I}_{\mathrm{H} 3} & =-500 \mathrm{uA} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}-0.4$ | - | - | V |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{H} 3}=-500 \mathrm{uA} \end{aligned}$ | $\mathrm{V}_{\mathrm{DD}}-0.3$ | - | - | V |
| Low Level Output Voltage | $\mathrm{V}_{\text {OL1 }}$ | *2, *3 | $\begin{aligned} & \mathrm{V}_{\mathrm{DISP}}=9.5 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{OL} 1}=500 \mathrm{uA} \end{aligned}$ | - | - | 2.0 | V |
|  | $\mathrm{V}_{\mathrm{OL} 2}$ | DATA OUT | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \\ & \mathrm{l}_{\mathrm{OL} 2}=500 \mathrm{uA} \end{aligned}$ | - | - | 0.4 | V |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}, \\ & \mathrm{I}_{\mathrm{OL} 2}=500 \mathrm{uA} \end{aligned}$ | - | - | 0.3 | V |
| Supply Current (1) <br> (Dynamic Mode) | IDD | $V_{\text {DD }}$ | $\begin{aligned} & V_{D D}=5.0 \mathrm{~V} \pm 10 \% \\ & \text { Input Data }=10011 " . . \end{aligned}$ | - | - | 2.5 | mA |
|  |  |  | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \% \\ & \text { Input Data }=1001 " 1 " . \end{aligned}$ | - | - | 2.0 | mA |
|  | IDISP | $\mathrm{V}_{\text {DISP }}$ | Input Data = "1"0"1".. | - | - | 0.5 | mA |
| Supply Current (2) (Static Mode) | IdDS | $V_{\text {DD }}$ | No Operation, <br> Typ.: $\mathrm{Ta}=25^{\circ} \mathrm{C}$, <br> Max.: $\mathrm{Ta}=85^{\circ} \mathrm{C}$ | - | 1.0 | 10.0 | $\mu \mathrm{A}$ |
|  | IDISPS | $V_{\text {DISP }}$ |  | - | 1.0 | 20.0 | $\mu \mathrm{A}$ |

*1 : DATA, CLOCK, LOAD ENABLE terminals.
*2 : OUTPUT1 to 13, OUTPUT22 to 33 terminals.
*3 : OUTPUT14 to 21 terminals.
*4 : To BLANK_BAR input, the low level driver capability more than 600uA should be set.

## AC Characteristics

$\left(\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%\right.$ or $3.3 \mathrm{~V} \pm 10 \%$, $\mathrm{V}_{\mathrm{DISP}}=8$ to $18 \mathrm{~V}, \mathrm{f}_{\mathrm{CLK}}=5.0 \mathrm{MHz}, \mathrm{Ta}=-40$ to $+105^{\circ} \mathrm{C}$, unless otherwise specified $)$

| Parameter | Symbol | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK Pulse Width | tw(CLK) | - | 100 | - | - | ns |
| DATA Setup Time | tsu(D-CLK) | - | 50 | - | - | ns |
| DATA Hold Time | $\mathrm{th}_{\text {( }}$ (CLK-D) | - | 50 | - | - | ns |
| CLOCK - LOAD ENABLE Setup Time | tsu(CLK-LAT) | - | 50 | - | - | ns |
| LOAD ENABLE - CLOCK Setup Time | tsu(LAT-CLK) | Normal Operation | 50 | - | - | ns |
| LOAD ENABLE Pulse Width | tw (LAT) |  | 400 | - | - | ns |
| BLANK_BAR Pulse Width | $t_{w}(\mathrm{BK})$ |  | 5 | - | - | $\mu \mathrm{S}$ |
| DATA OUT Delay Time | $t_{\text {PD }}$ | $\mathrm{ClI}_{\text {I }}=30 \mathrm{pF}$ | - | 25 | 50 | ns |
| All Output Delay Time | tDLH | $\mathrm{C}_{\mathrm{ld}}=100 \mathrm{pF}$ | - | 1.0 | 2.0 | $\mu \mathrm{s}$ |
|  | $\mathrm{t}_{\text {DHL }}$ |  | - | 1.0 | 2.0 | $\mu \mathrm{s}$ |
| All Output Slew Rate | ttih | $\begin{gathered} \mathrm{C}_{\mathrm{ld}}=100 \mathrm{pF} \\ \mathrm{t}_{\mathrm{R}}=20 \text { to } 80 \% \\ \mathrm{t}_{\mathrm{F}}=80 \text { to } 20 \% \end{gathered}$ | - | 0.5 | 1.0 | $\mu \mathrm{s}$ |
|  | $\mathrm{t}_{\text {THL }}$ |  | - | 0.5 | 1.0 | $\mu \mathrm{S}$ |
| V ${ }_{\text {dD }}$ Rise Time | tprz | Mounted in a unit | - | - | 100 | $\mu \mathrm{S}$ |
| $V_{\text {DD }}$ Off Time | $\mathrm{t}_{\text {Pof }}$ | Mounted in a unit, $V_{\mathrm{DISP}}=0.0 \mathrm{~V}$ | 5.0 | - | - | ms |
| CLOCK Wait Time | $\mathrm{t}_{\text {RSOFF }}$ | - | 300 | - | - | $\mu \mathrm{S}$ |

Define of Input Voltage

| Symbol | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ | $\mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |
| :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}} / \mathrm{V}_{\mathrm{IL}}$ | $0.8 \mathrm{~V}_{\mathrm{DD}} / 0.2 \mathrm{~V}_{\mathrm{DD}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}} / 0.3 \mathrm{~V}_{\mathrm{DD}}$ |



## TIMING DIAGRAMS

| Symbol | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V} \pm 10 \%$ | $\mathrm{~V}_{\mathrm{DD}}=5.0 \mathrm{~V} \pm 10 \%$ |
| :---: | :---: | :---: |
| $\mathrm{~V}_{\mathrm{IH}} / \mathrm{V}_{\mathrm{IL}}$ | $0.8 \mathrm{~V}_{\mathrm{DD}} / 0.2 \mathrm{~V}_{\mathrm{DD}}$ | $0.7 \mathrm{~V}_{\mathrm{DD}} / 0.3 \mathrm{~V}_{\mathrm{DD}}$ |
| $\mathrm{V}_{\mathrm{OH}} / \mathrm{V}_{\mathrm{OL}}$ | $0.8 \mathrm{~V}_{\mathrm{DISP}} / 0.2 \mathrm{~V}_{\mathrm{DISP}}$ | $0.8 \mathrm{~V}_{\mathrm{DISP}} / 0.2 \mathrm{~V}_{\mathrm{DISP}}$ |
|  | $0.8 \mathrm{~V}_{\mathrm{DD}} / 0.2 \mathrm{~V}_{\mathrm{DD}}$ | $0.8 \mathrm{~V}_{\mathrm{DD}} / 0.2 \mathrm{~V}_{\mathrm{DD}}$ |



## FUNCTIONAL DESCRIPTION

General Description
The ML9270A is a CMOS multi-digit display driver and consists of a 34-bit shift register, a 33-bit latch, and a 33-bit VF tube driver.

Pin Description
(1) DATA

This is a serial data input terminal of the 34-stage shift register.
(2) CLOCK

This is a Clock input terminal of the shift resister to shift an input signal at its leading edge.
(3) LOAD ENABLE

This is an input terminal to transfer the data from the shift register to the data latch circuit to hold it. After the data is held, the terminal initializes the data of the shift register.
These functions are executed at the leading edge of an input signal.
(4) BLANK_BAR

This is an input terminal to turn all the OUTPUT terminals OFF(Low), which contains a pull-up resistor.
(5) OUTPUT1 to 33

These are output terminal for the VFD tube driver.Each terminal outputs data which is transferd from the corresponding bit of the shift register and held in the data latch circuit.
(6) DATA OUT

This is a data output terminal of the shift register to output data on the last stage of the 34 -stage shift register.
(7) $V_{D D}$

This is a Logic power supply terminal.
(8) Vdisp

This is a driver output power supply terminal.
(9) GND

This is a grounding terminal.

## Shift Register Numbers (Bit Numbers) and Corresponding OUTPUT Pin Names (OUTPUT Numbers)(Code 01)

| Register No. | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OUTPUT No. | 33 | 32 | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 |  |
| Register No. | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 |  |
| OUTPUT No. | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 |  |
| Register No. | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OUTPUT No. | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | DATA OUT |

Self Loading
The self loading is a function that 33-bit display data that is sent to the shift register is loaded into the display data latch automatically.
The DATA OUT pin is connected directly to the LOAD ENABLE pin, as shown in the diagram below, and register number 0 (the final bit) is set to " 1 " by data sent from the MCU. This enables the contents of the shift register to be automatically loaded into the display data latch on the 34th CLOCK pulse and the shift register to be initialized (set to " 0 ").


## POWER-ON/OFF TIMING



To prevent IC from malfunctioning, after VDD is applied as soon as possible that $V_{\text {disp }}$ is applied. When turning off the power, after VDisp is applied as soon as possible that $\mathrm{V}_{\mathrm{DD}}$ is applied.

## PACKAGE DIMENSIONS

(Unit: mm)


Notes for Mounting the Surface Mount Type Package
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## REVISION HISTORY

| Document No. | Date | Page |  | Description |
| :---: | :---: | :---: | :---: | :--- |
|  |  | Current <br> Edition | Preliminary edition 1 |  |
| PEDL9270A-01 | Mar. 28, 2006 | - | - |  |

## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. Oki assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by Oki, authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.
Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.

Copyright 2006 Oki Electric Industry Co., Ltd.

