## FEATURES

Dual 8-Deep Pipeline RegisterConfigurable to Single 16-DeepLow Power CMOS TechnologyReplaces AMD Am29525Load, Shift, and Hold InstructionsSeparate Data In and Data Out PinsThree-State OutputsPackage Styles Available:

- 28-pin Plastic DIP
- 28-pin Plastic LCC, J-Lead


## DESCRIPTION

The L29C525 is a high-speed, low power CMOS pipeline register. It is pin-for-pin compatible with the AMD Am29525. The L29C525 can be configured as two independent 8-level pipelines or as a single 16-level pipeline. The configuration implemented is determined by the instruction code (I1-0) as shown in Table 2.

The I1-0 instruction code controls the internal routing of data and loading of each register. For instruction $\mathrm{I} 1-0=00$ (Push A and B), data applied at the D7-0 inputs is latched into register A0 on the rising edge of CLK. The contents of A0 simultaneously move to register A1, A1 moves to A2, and so on. The contents of register A7 are wrapped back to register B0. The registers on the $B$ side are similarly shifted, with the contents of register B7 lost.

Instruction I1-0 $=01$ (Push B) acts similarly to the Push A and B instruction, except that only the B side registers are shifted. The input data is applied to register B0, and the contents of register B 7 are lost. The contents of the A side registers are unaffected. Instruction I1-0 $=10$ (Push A) is identical to the Push B instruction, except that the A side registers are shifted and the $B$ side registers are unaffected.

Instruction I1-0 = 11 (Hold) causes no internal data movement. It is equivalent to preventing the application of a clock edge to any internal register.

The contents of any of the registers is selectable at the output through the use of the S3-0 control inputs. The independence of the I and S control lines allows simultaneous reading and writing. Encoding for the S3-0 controls is given in Table 3.


| Single 16 Level |  | Dual 8 Level |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Push A and B |  | Push B |  | Push A |  | Hold All Registers |  |
| $\downarrow$ | $\checkmark$ | HOLD | $\downarrow$ | $\downarrow$ | HOLD | HOLD | HOLD |
| A0 | B0 | A0 | B0 | A0 | B0 | A0 | B0 |
| A1 | B1 | A1 | B1 | A1 | B1 | A1 | B1 |
| A2 | B2 | A2 | B2 | A2 | B2 | A2 | B2 |
| A3 | B3 | A3 | B3 | A3 | B3 | A3 | B3 |
| A4 | B4 | A4 | B4 | A4 | B4 | A4 | B4 |
| A5 | B5 | A5 | B5 | A5 | B5 | A5 | B5 |
| A6 | B6 | A6 | B6 | A6 | B6 | A6 | B6 |
| A7 | B7 | A7 | B7 | A7 | B7 | A7 | B7 |


| Table 2. Instruction Set |  |  |  |
| :---: | :---: | :---: | :--- |
| Mnemonics | Inputs |  |  |
|  | $\mathbf{I}$ | $\mathbf{I o}$ | Description |
|  | 0 | 0 | Push A and B |
| LDB | 0 | 1 | Push B |
| LDA | 1 | 0 | Push A |
| HLD | 1 | 1 | Hold All Registers |


| Table 3. Output Select |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| $\mathbf{S}_{3}$ | $\mathbf{S}_{2}$ | $\mathbf{S}_{1}$ | $\mathbf{S} 0$ | Y7-0 |
| 0 | 0 | 0 | 0 | A0 |
| 0 | 0 | 0 | 1 | A1 |
| 0 | 0 | 1 | 0 | A2 |
| 0 | 0 | 1 | 1 | A3 |
| 0 | 1 | 0 | 0 | A4 |
| 0 | 1 | 0 | 1 | A5 |
| 0 | 1 | 1 | 0 | A6 |
| 0 | 1 | 1 | 1 | A7 |
| 1 | 0 | 0 | 0 | B0 |
| 1 | 0 | 0 | 1 | B1 |
| 1 | 0 | 1 | 0 | B2 |
| 1 | 0 | 1 | 1 | B3 |
| 1 | 1 | 0 | 0 | B4 |
| 1 | 1 | 0 | 1 | B5 |
| 1 | 1 | 1 | 0 | B6 |
| 1 | 1 | 1 | 1 | B7 |


| Maximum Ratings Above which useful life may be impaired (Notes 1, 2, 3, 8) |  |
| :---: | :---: |
| Storage temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating ambient temperature. | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ |
| Vcc supply voltage with respect to ground | -0.5 V to +7.0 V |
| Input signal with respect to ground | -3.0 V to +7.0 V |
| Signal applied to high impedance output | -3.0 V to +7.0 V |
| Output current into low outputs | ... 25 mA |
| Latchup current | ........ $>400 \mathrm{~mA}$ |


| Operating Conditions To meet specified electrical and switching characteristics |  |  |
| :---: | :---: | :---: |
| Mode | Temperature Range (Ambient) | Supply Voltage |
| Active Operation, Commercial | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $4.75 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.25 \mathrm{~V}$ |
| Active Operation, Military | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $4.50 \mathrm{~V} \leq \mathrm{Vcc} \leq 5.50 \mathrm{~V}$ |


| Electrical Characteristics Over Operating Conditions (Note 4) |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | Test Condition | Min | Typ | Max | Unit |
| Vor | Output High Voltage | $\mathrm{VcC}=\mathrm{Min} ., \mathrm{IOH}=-12 \mathrm{~mA}$ | 2.4 |  |  | V |
| Vol | Output Low Voltage | $\mathrm{VCC}=\mathrm{Min} ., \mathrm{IOL}=24 \mathrm{~mA}$ |  |  | 0.5 | v |
| V H | Input High Voltage |  | 2.0 |  | Vcc | V |
| VIL | Input Low Voltage | (Note 3) | 0.0 |  | 0.8 | v |
| IIX | Input Current | Ground $\leq \mathbf{V I N} \leq$ VcC ( Note 12) |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| Ioz | Output Leakage Current | Ground $\leq$ Vout $\leq$ VcC ( Note 12) |  |  | $\pm 20$ | $\mu \mathrm{A}$ |
| IcC1 | Vcc Current, Dynamic | (Notes 5, 6) |  | 10 | 35 | mA |
| IcC2 | Vcc Current, Quiescent | (Note 7) |  |  | 1.0 | mA |

## SWITCHING CHARACTERISTICS

|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Symbol | Parameter | L29C525－ |  |  |  |
|  |  | 20 |  | 15 |  |
|  |  | Min | Max | Min | Max |
| tPD | Clock to Output Delay |  | 20 |  | 15 |
| tSEL | Select to Output Delay |  | 20 |  | 15 |
| tPW | Clock Pulse Width | 12 |  | 10 |  |
| tSD | Data Setup Time | 7 |  | 5 |  |
| tHD | Data Hold Time | 0 |  | 0 |  |
| tsı | Instruction Setup Time | 7 |  | 5 |  |
| tHI | Instruction Hold Time | 2 |  | 2 |  |
| tena | Three－State Output Enable Delay（Note 11） |  | 15 |  | 15 |
| tDIS | Three－State Output Disable Delay（Note 11） |  | 13 |  | 13 |


| Military Operating Range（ $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ ）Notes 9， 10 （ns） |  |  |
| :---: | :---: | :---: |
| Symbol | Parameter | L29C525－ |
|  |  | 25＊20＊ |
|  |  | Min Max Min Max |
| tPD | Clock to Output Delay | Wلr $25 \times 20$ |
| tSEL | Select to Output Delay | W $25 \times 20$ |
| tPW | Clock Pulse Width | $12 \times 12$ |
| tSD | Data Setup Time | 17 |
| tHD | Data Hold Time | 2 |
| tSI | Instruction Setup Time | 7 7 |
| tHI | Instruction Hold Time | 2 |
| tena | Three－State Output Enable Delay（Note 11） | （1） $15 \times 15$ |
| tDIS | Three－State Output Disable Delay（Note 11） | N13 13 13 |

## Switching Waveforms



## NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.
2. The products described by this specification include internal circuitry designed to protect the chip from damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.
3. This device provideshard clamping of transient undershoot and overshoot. Input levels below ground or above Vcc will be clamped beginning at -0.6 V and Vcc + 0.6 V. The device can withstand indefinite operation with inputs in the range of -0.5 V to +7.0 V . Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA .
4. Actual test conditions may vary from those designated but operation is guaranteed as specified.
5. Supply current for a given application can be accurately approximated by:
where $\frac{\mathrm{NCV}^{2} \mathrm{~F}}{4}$
$\mathrm{N}=$ total number of device outputs
$C=$ capacitive load per output
$\mathrm{V}=$ supply voltage
$\mathrm{F}=$ clock frequency
6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.
7. Tested with all inputs within 0.1 V of Vcc or Ground, no load.
8. These parameters are guaranteed but not $100 \%$ tested.
9. AC specifications are tested with input transition times less than 3 ns , output reference levels of 1.5 V (except tDIS test), and input levels of nominally 0 to 3.0 V . Output loading may be a resistive divider which provides for specified IOH and IOL at an output voltage of VOH min and VOL max respectively. Alternatively, a diode bridge with upper and lower current sources of IOH and IOL respectively, and a balancing voltage of 1.5 V may be used. Parasitic capacitance is 30 pF minimum, and may be distributed.

This device has high-speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:
a. A $0.1 \mu \mathrm{~F}$ ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.
b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.
c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.
10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.
11. For the tENA test, the transition is measured to the 1.5 V crossing point with datasheet loads. For the tDIS test, the transition is measured to the $\pm 200 \mathrm{mV}$ level from the measured steady-state output voltage with $\pm 10 \mathrm{~mA}$ loads. The balancing voltage, VTH, is set at 3.5 V for Z-to-0 and 0 -to- Z tests, and set at 0 V for Z -to- 1 and 1-to- $Z$ tests.
12. These parameters are only tested at the high temperature extreme, which is the worst case for leakage current.

## Figure A. Output Loading Circuit



Figure B. Threshold Levels



