# RENESAS

M66311P/FP

16-Bit LED Driver with Shift Register and Latch

REJ03F0177-0201 Rev.2.01 Mar 31, 2008

# Description

M66311P/FP is a LED array driver having a 16 bit serial-input and parallel output shiftregister function with direct coupled reset input and output latch function.

This product guarantees the output electric current of 24 mA which is sufficient for anode common LED drive, capable of flowing 16 bits continuously at the same time.

Parallel output is open drain output.

In addition, as this product has been designed in complete CMOS, power consumption can be greatly reduced when compared with conventional BIPOLAR or Bi-CMOS products.

Furthermore, pin lay-out ensures the realization of an easy printed circuit.

# Features

- Anode common LED drive
- High output current all parallel output  $I_{OL} = 24$  mA simultaneous lighting available
- Low power dissipation: 100 μW/package (max) (V<sub>CC</sub> = 5 V, Ta = 25°C, quiescent state)
- High noise margin schmitt input circuit provides responsiveness to a long line length.
- Equipped with direct-coupled reset
- Open drain output (except serial data output)
- Wide operating temperature range: Ta = -40 to  $+85^{\circ}C$
- Pin lay-out facilitates printed circuit wiring. (This lay-out facilitates cascade connection and LED connection.)


# Application

LED array drive of BUTTON TELEPHONE


LED array drive of ERASER of a PPC copier

Other various LED modules

# Logic Diagram



## **Pin Arrangement**



# **Functional Description**

As M66311P/FP uses silicon gate CMOS process, it realizes high-speed and high-output currents sufficient for LED drive while maintaining low power consumption and allowance for high noises.

Each bit of a shiftregister consists of two flip-flops having independent clocks for shifting and latching.

As for clock input, shift clock input  $CK_S$  and latch clock input  $CK_L$  are independent from each other, shift and latch operations being made when "L" changes to "H".

Serial data input A is the data input of the first-step shift register and the signal of A shifts shifting registers one by one when a pulse is impressed to  $CK_s$ . When A is "H", the signal of "L" shifts.

When the pulse is impressed to  $CK_L$ , the contents of the shifting register at that time are stored in a latching register, and they appear in the outputs from  $\overline{Q}_A$  to  $\overline{Q}_P$ .

Outputs from  $\overline{Q}_A$  to  $\overline{Q}_P$  are open drain outputs.

To extend the number of bits, use the serial data output  $SQ_P$  which shows the output of the shifting register of the 16th bit.

If CK<sub>s</sub> and CK<sub>L</sub> are connected, the state of the shifting register with one clock delay is outputted to  $\overline{Q}_{A}$  to  $\overline{Q}_{P}$ .

When reset input  $\overline{R}$  is changed to "L",  $\overline{Q}_A$  to  $\overline{Q}_P$  and SQ<sub>P</sub> are reset. In this case, shifting and latching registers are set.

If "H" is impressed to output enable input OE,  $\overline{Q}_A$  to  $\overline{Q}_P$  reaches the high impedance state, but SQ<sub>P</sub> does not reach the high impedance state. Furthermore, change in OE does not affect shift operation.

### Function Table (Note)

		Input				nput Parallel Data Output									Serial Data Output									
Operation	Mode	R	CKs	CKL	Α	ŌĒ	$\overline{Q}_{\overline{A}}$	$\overline{Q}_{\overline{B}}$	$\overline{Q}_{\overline{C}}$	$\overline{Q}_{\overline{D}}$	$\overline{Q}_{\overline{E}}$	$\overline{Q}_{\overline{F}}$	$\overline{Q}_{\overline{G}}$	$\overline{Q}_{\overline{H}}$	$\overline{Q}_{\overline{I}}$	$\overline{Q}_{\overline{J}}$	$\overline{Q}_{\overline{K}}$	$\overline{Q}_{\overline{L}}$	$\overline{Q}_{\overline{M}}$	$\overline{Q}_{\overline{N}}$	$\overline{Q}_{\overline{O}}$	$\overline{Q}_{\overline{P}}$	SQ <sub>P</sub>	Remarks
Reset		L	Х	Х	Х	X	Ζ	Z	Ζ	Z	Z	Z	Ζ	Z	Z	Z	Ζ	Ζ	Z	Z	Ζ	Z	L	-
Shift	Shift t1	н	↑	Х	н	L	$\overline{Q}_{\overline{A}}^{0}$	$\overline{Q}_{\overline{B}}^{0}$	$\overline{Q}_{\overline{C}}^{0}$	$\overline{Q}_{\overline{D}}^{0}$	$\overline{Q}_{\overline{E}}^{0}$	$\overline{Q}_{\overline{F}}^{0}$	$\overline{Q}_{\overline{G}}^{0}$	$\overline{Q}_{\overline{H}}^{0}$	$\overline{Q}_{\overline{I}}^{0}$	$\overline{Q}_{\overline{J}}^{0}$	$\overline{Q}_{\overline{K}}^{0}$	$\overline{Q}_{\overline{L}}^{0}$	$\overline{Q}_{\overline{M}}^{0}$	$\overline{Q}_{\overline{N}}^{0}$	$\overline{Q}_{\overline{O}}^{0}$	$\overline{Q}_{\overline{P}}^{0}$	q <sub>o</sub> <sup>0</sup>	Output
latch	Latch t2	н	Х	1	Х	L	L	q <sub>A</sub> 0	q <sub>B</sub> <sup>0</sup>	q <sub>C</sub> <sup>0</sup>	q <sub>D</sub> <sup>0</sup>	q <sub>E</sub> <sup>0</sup>	q <sub>F</sub> <sup>0</sup>	$q_G^0$	q <sub>H</sub> <sup>0</sup>	q <sub>l</sub> 0	q_0	q <sub>K</sub> 0	$q_L^0$	q <sub>M</sub> 0	q <sub>N</sub> <sup>0</sup>	q <sub>o</sub> <sup>0</sup>	q <sub>o</sub> <sup>0</sup>	lighting "H"
operation	Shift t1	н	1	Х	L	L	$\overline{Q}_{\overline{A}}{}^0$	$\overline{Q}_{\overline{B}}^{0}$	$\overline{Q}_{\overline{C}}{}^0$	$\overline{Q}_{\overline{D}}^{0}$	$\overline{Q}_{\overline{E}}^{0}$	$\overline{Q}_{F}^{0}$	$\overline{Q}_{\overline{G}}^{0}$	$\overline{Q}_{\overline{H}}{}^{0}$	$\overline{Q}_{\overline{I}}^{0}$	$\overline{Q}_{\overline{J}}^{0}$	$\overline{Q}_{\overline{K}}^{0}$	$\overline{Q}_{\overline{L}}{}^0$	$\overline{Q}_{\overline{M}}^{0}$	$\overline{Q}_{\overline{N}}^{0}$	$\overline{Q}_{\overline{O}}{}^{0}$	$\overline{Q}_{\overline{P}}^{0}$	q <sub>0</sub> <sup>0</sup>	Output
	Latch t2	н	Х	1	Х	L	Ζ	q <sub>A</sub> <sup>0</sup>	q <sub>B</sub> <sup>0</sup>	q <sub>c</sub> <sup>0</sup>	q <sub>D</sub> <sup>0</sup>	q <sub>E</sub> <sup>0</sup>	q <sub>F</sub> <sup>0</sup>	$q_G^0$	q <sub>H</sub> <sup>0</sup>	q <sub>l</sub> <sup>0</sup>	q_ <sup>0</sup>	q <sub>K</sub> <sup>0</sup>	q <sub>L</sub> <sup>0</sup>	q <sub>M</sub> <sup>0</sup>	q <sub>N</sub> <sup>0</sup>	q <sub>o</sub> <sup>0</sup>	q <sub>0</sub> <sup>0</sup>	lights-out "L"
Output dis	able	Х	Х	Х	Х	н	Ζ	Z	Ζ	Z	Z	Z	Z	Ζ	Z	Z	Z	Ζ	Z	Z	Ζ	Z	q <sub>P</sub>	-

Note 1: Change from low-level to high-level

 $\overline{Q}^0$ : Output state  $\overline{Q}$  before CK<sub>L</sub> changed

X: Irrelevant

q<sup>0</sup>: Contents of shift register before CK<sub>S</sub> changed

q: Contents of shift register

t1, t2: t2 is set after t1 is set

Z: High impedance

# **Absolute Maximum Ratings**

$(Ta = -40 \text{ to } +85^{\circ}\text{C}, \text{ unless otherwise})$										
ltem		Symbol	Ratings	Unit	Conditions					
Supply voltage		V <sub>cc</sub>	-0.5 to +7.0	V						
Input voltage		VI	$V_1$ -0.5 to $V_{CC}$ + 0.5							
Output voltage		Vo	$-0.5$ to $V_{CC} + 0.5$	V						
Input protection diode current		I <sub>IK</sub>	-20	mA	$V_I < 0 V$					
			20		$V_{I} > V_{CC}$					
Output parasitic diode current		l <sub>ок</sub>	-20	mA	$V_O < 0 V$					
			20		$V_{O} > V_{CC}$					
Output current per output pin	$\overline{Q}_A$ to $\overline{Q}_P$	lo	50	mA						
	SQ <sub>P</sub>		±25							
Supply/GND current		I <sub>CC</sub>	-20, +410	mA	V <sub>CC</sub> , GND					
Power dissipation		Pd	500	mW	(Note)					
Storage temperature range		Tstg	-65 to +150	°C						

Note: M66311FP; Ta = -40 to  $+70^{\circ}$ C, Ta = 70 to  $85^{\circ}$ C are derated at -6 mW/°C.

# **Recommended Operating Conditions**

Item	Symbol	Min	Тур	Max	Unit
Supply voltage	Vcc	4.5	5	5.5	V
Input voltage	VI	0	—	Vcc	V
Output voltage	Vo	0	—	V <sub>cc</sub>	V
Operating temperature range	Topr	-40	_	+85	°C
	200				

(Te

# **Electrical Characteristics**

						(•	CC – 4.3	to 5.5V, unless otherwise note		
	Sy		- 050	Limits						
	mb		a = 25°			to +85°C				
ltem	ol	Min	Тур	Max	Min	Max	Unit	Conditions		
Positive-going threshold voltage	$V_{T_{+}}$	0.35×V <sub>CC</sub>		0.7×V <sub>CC</sub>	0.35×V <sub>CC</sub>	0.7×V <sub>CC</sub>	V	$V_{O} = 0.1 V, V_{CC} = 0.1 V$ $ I_{O}  = 20 \mu A$		
Negative-going threshold voltage	V <sub>T-</sub>	0.2×V <sub>CC</sub>	—	0.55×V <sub>CC</sub>	0.2×V <sub>CC</sub>	0.55×V <sub>CC</sub>	V			
Low-level	V <sub>OL</sub>	_	_	0.1	_	0.1	V	$V_I = V_{T_+}, V_{T}$ $I_{OL} = 20 \ \mu A$		
output voltage		—	—	0.44	—	0.53		$V_{CC} = 4.5 \text{ V}$ $I_{OL} = 24 \text{ mA}$		
$\overline{Q}_A$ to $\overline{Q}_P$		—	—	0.73	—	0.94		I <sub>OL</sub> = 40 mA		
High-level	V <sub>OH</sub>	V <sub>CC</sub> -0.1	_	_	V <sub>CC</sub> -0.1	_	V	$V_{I} = V_{T_{+}}, V_{T_{-}}$ $I_{OH} = -20 \ \mu A$		
output voltage SQ <sub>P</sub>		3.83	—	—	3.66	_		$V_{CC} = 4.5 V$ $I_{OH} = -4 mA$		
Low-level	$V_{OL}$	—		0.1	—	0.1	V	$V_{I} = V_{T_{+}}, V_{T_{-}}$ $I_{OL} = 20 \ \mu A$		
output voltage SQ <sub>P</sub>		_	—	0.44	—	0.53	.0	$V_{CC} = 4.5 \text{ V}$ $I_{OL} = 4 \text{ mA}$		
High-level input current	I <sub>IH</sub>	—	—	0.5	—	5.0	μA	$V_{I} = V_{CC}, \ V_{CC} = 5.5 \ V$		
Low-level input current	I <sub>IL</sub>	—	—	-0.5	—	-5.0	μA	$V_I = GND, V_{CC} = 5.5 V$		
Maximum	lo	—		1.0		10.0	μA	$V_I = V_{T_+}, \ V_{T-} \qquad V_O = V_{CC}$		
output leakage current $\overline{Q}_A$ to $\overline{Q}_P$		_	—	-1.0	2	-10.0		$V_{CC} = 5.5 V$ $V_0 = GND$		
Quiescent supply current	I <sub>CC</sub>	—	—	20.0	<u> </u>	200.0	μA	$V_{I} = V_{CC}, \text{ GND}, V_{CC} = 5.5 \text{ V}$		

Note: M66311 is used under the condition of an output current  $I_{OL} = 40$  mA, the number of simultaneous drive outputs is restricted as shown in the Duty Cycle-I<sub>OL</sub> of Standard characteristics.

1.01 a

# **Switching Characteristics**

 $(V_{CC} = 5 V)$ 

		Limits						
			Ta = 25°C		Ta = -40	to +85°C		
Item	Symbol	Min	Тур	Max	Min	Max	Unit	Conditions
Maximum clock frequency	f <sub>max</sub>	5	_	_	4	_	MHz	$C_L = 50 \ pF$
Low-level to high-level and	t <sub>PLH</sub>	_	—	100	—	130	ns	$R_L = 1 k\Omega$ (Note 2)
high-level to low-level output propagation time (CK <sub>S</sub> -SQ <sub>P</sub> )	t <sub>PHL</sub>	—	—	100	_	130	ns	
High-level to low-level output propagation time ( $\overline{R}$ -SQ <sub>P</sub> )	t <sub>PHL</sub>		—	100	—	130	ns	
Low-level to high-level output propagation time ( $\overline{R}$ - $\overline{Q}_A$ to $\overline{Q}_P$ )	t <sub>PLZ</sub>	—	—	150	—	200	ns	
Low-level to high-level and	t <sub>PZL</sub>		_	100	—	130	ns	
high-level to low-level output propagation time $(CK_L - \overline{Q}_A \text{ to } \overline{Q}_P)$	t <sub>PLZ</sub>		_	150	_	200	ns	
Output enable time to low-	t <sub>PZL</sub>	_	_	100	-	130	ns	
level and high-level ( $\overline{OE}$ – $\overline{Q}_A$ to $\overline{Q}_P$ )	t <sub>PLZ</sub>		_	150	5	200	ns	
Input Capacitance	Cı	_	_	10 👞		10	pF	
Output Capacitance	Co	_	_	15	—	15	pF	$\overline{OE} = V_{CC}$
Power dissipation Capacitance (Note 1)	C <sub>PD</sub>		5	0	_	_	pF	


Note: 1. C<sub>PD</sub> is the internal capacitance of the IC calculated from operation supply current under no-load conditions. (per latch)

The power dissipated during operation under no-load conditions is calculated using the following formula:  $P_D = C_{PD} \bullet V_{CC}^2 \bullet f_I + I_{CC} \bullet V_{CC}$ 

# **Timing Requirements**

 $(V_{CC} = 5 V)$ Limits Ta = 25°C Ta = -40 to +85°C Item Symbol Min Max Min Max Unit Conditions Тур (Note 2) CK<sub>S</sub>, CK<sub>L</sub>, R pulse width 100 130 ns tw — — \_ A setup time with respect to 100 130 t<sub>su</sub> \_\_\_\_ \_\_\_\_ \_\_\_\_ ns  $CK_S$ CK<sub>S</sub> setup time with respect 100 130 ns t<sub>su</sub> \_\_\_\_ \_\_\_\_ \_\_\_\_\_ to  $CK_L$ A hold time with respect to 10 15 t<sub>h</sub> ns \_\_\_\_ \_\_\_\_ \_\_\_\_  $CK_S$  $\overline{R}$ , recovery time with 70 50  $\mathbf{t}_{\text{rec}}$ ns \_\_\_\_ \_\_\_\_\_ respect to CK<sub>S</sub>, CK<sub>L</sub>


### Note: 2. Test Circuit




(1) The pulse generator (PG) has the following characteristics (10% to 90%): tr = 6 ns, tf = 6 ns

(2) The capacitance  $C_L$  includes stray wiring capacitance and the probe input capacitance.


# **Typical Characteristics**




# **Timing Chart**



### **Package Dimensions**





REJ03F0177-0201 Rev.2.01 Mar 31, 2008 Page 9 of 9 RENESAS

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- <text><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>



http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

# Renesas Technology America, Inc. 450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

**RENESAS SALES OFFICES** 

Renesas Technology Europe Limited Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K. Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd. Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd. 7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd. 1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510