IM4702/4712 Baud Rate Generator

GENERAL DESCRIPTION

The IM4702/12 Baud Rate Generators provide necessary clock signals for digital data transmission systems, such as UARTs, using a 2.4576MHz crystal oscillator as an input. They control up to 8 output channels and can be cascaded for output expansion.

Output rate is controlled by four digital input lines, and with the specified crystal, is selectable from "zero" through 9600 Baud. In addition, 19200 Baud is possible via hardwiring.

Multi-channel operation is facilitated by making the clock frequency and the $\div 8$ prescaler outputs available externally. This allows up to eight simultaneous Baud rates to be generated.

The IM4712 is identical to the IM4702 with the exception that the IM4712 integrates the oscillator feedback resistor and two load capacitors on-chip.

ORDERING INFORMATION

Order Number	Temperature Range	Package
IM4702IJE	-40°C to +85°C	16-pin CERDIP
IM4702IPE	-40°C to +85°C	16-pin PLASTIC
IM4712IJE	-40°C to +85°C	16-pin CERDIP
IM4712iPE	-40°C to +85°C	16-pin PLASTIC




T-75-33-09

FEATURES

- Provides 14 Most Commonly Used BAUD Rates
- On-Chip Oscillator Requires Only One External Part (IM4712)
- Controls Up to Eight Transmission Channels
- TTL Compatible Outputs Will Sink 1.6mA
- Uses Standard 2.4576MHz Crystal
- Low Power Consumption: 5.5mW Guaranteed Maximum Standby
- Pin and Function Compatible With 4702B and HD-4702
- Inputs Feature Active Pull-Ups

PIN DESCRIPTION

Signal	Pin	Description
$Q_0 - Q_2$	1,2,3	Prescaler Outputs
ECP	4	External Clock Enable Input
CP	5	External Clock Input
O _X	6	Crystal Output
lχ	7	Crystal Input
V _{SS}	8	Negative Supply
C ₀	9	Clock Output
Z	10	Baud Rate Output
S ₀ −S ₃	14-11	Baud Rate Select Inputs
IM	15	Multiplexed Input
V _{DD}	16	Positive Supply



INTERSIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.

IM4702/4712

T-75-33-09

ABSOLUTE MAXIMUM RATINGS

Supply Voltage (VDD~VSS)	+8.0V
Input or Output Voltage V _{SS} -0.3V to V _D	D+0.3V
Storage Temperature Range65°C to	+ 150°C
Operating Temperature Range40°C to	+85°C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS DC CHARACTERISTICS $V_{DD} = +5V \pm 10\% V_{SS} = 0V$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$

Symbol	Daram	Parameter Test Conditions		Limits		Units	
Syllibol	, raiameter		1 est conditions	Min	Max	Olina	
ViH	input Voltage Hig	ıh ·		70% V _{CC}		V	
V _{iL}	Input Voltage Low				30% V _{CC}	•	
I _H	Input Current	Other Inputs	$V_{IN} = V_{DD}$		+1		
	High	l _x 4712	All other pins grounded		+10		
I _{IL}	Input Current	I _x 4702	Pin under test at ground		-1	μА	
	Low	l _x 4712	All other Inputs at V _{DD}		+10		
	-	Other Inputs	Other Inputs		-100		
V _{OH}	Output Voltage High		i _{OH} <-1μA; Inputs at V _{SS} or V _{DD}	V _{DD} 05		v	
V _{OL}	Output Voltage Low		I _{OL} <+1μA; Inputs at V _{SS} or V _{DD}		0.05	•	
ЮН	Output Current	O _x	Inputs at V _{SS} or V _{DD} her V ₀ =V _{DD} 5	-0.1			
	High	All other		-0.3			
	·	Outputs	V ₀ = + 2.5V	1.0			
loL	Output Current	Output Current O _X	0.1				
	Low	All other Outputs	V ₀ =0.4; Inputs at V _{SS} or V _{DD}	1.6		mA.	
ISTBY	Quiescent Supply Current		E _{CP} =V _{DD} ; CP=V _{SS} All other inputs=V _{SS} or V _{DD} , All outputs open		1.0		

IM4702/4712

AC CHARACTERISTICS $V_{DD} = +5V V_{SS} = 0V, T_A = 25^{\circ}C$

CHARACTERISTICS V _{DD} =+5V V _{SS} =0V, T		Test Conditions	Lin	Limits		
\$ymbol	Parameter		Test Conditions	Min	Max	Units
olh(4702)				<u> </u>	350	
_{ohl} (4702)	Propagation del	av(1), l _v to CO			275	
olh(4712)		• • •			350	
_{XI} (4712)					275	
plh	Propagation del	ay(1), CP to CO	C _L (except O _x) = 50pF		260	
phi		•	$C_{L(Ox)} = 7pF$		220	
plin	Propagation delay(1), CO to Q _n		$H_L = 200k\Omega$		(2)	
phl		• "	_		(2)	_
plh	Propagation delay ⁽¹⁾ , CO to Z		Input		85	ns
phl			Transition times ≤20ns		75	
tlh	Output Transition	n Time, ⁽¹⁾	Input low=1.0V		160	_
thi	(except O _x)		Input high = V _{CC} -1.0V		75	
8	Set Up Time	Select to CO		350		
·		I _M to CO		350		_
h h	Hold Time	Select to CO		0		4
11 		I _M to CO		0		
wCP(L)	Clock pulse width ⁽³⁾			120		
wCP(H)				120		
_w l _x (L)(4702)				160		1
_w l _x (H)(4702)	I _x Pulse Width			160		1
t _w l _x (L)(4712)	1X 1 4100 1114111	•	·	190		
l _w l _x (H)(4712)]			190		


NOTES: 1. Propagation delays and output transition times will vary with output load capacitance.

2. For multichannel operation, propagation delay (CO to Q₀) plus set-up time (Select to CO) is guaranteed to be less than 367ns for the IM4702/12.

3. The first high level clock pulse after E_{cp} goes low must be at least 200ns wide to ensure reseting of all counters.

^{4.} For design reference only, not 100% tested.

M4702/4712



FUNCTIONAL DESCRIPTION

Digital data transmission systems employ a wide range of standardized bit rates, ranging from 50 baud (for electromechanical devices) to 9600 baud (for high speed modems). Modern electronic systems commonly use Universal Asynchronous Receiver and Transmitter circuits (UARTs) to convert parallel data inputs into a serial bit stream (transmitter) and to reconvert the serial bit stream into parallel outputs (receiver). In order to resynchronize the incoming serial data, the reciever requires a clock rate which is a multiple of the incoming bit rate. Popular MOSLSI UART circuits use a clock that is 16 times the transmitted bit rate. The IM4702/12 can generate 14 standard clock rates from one common high frequency input.

The IM4702/12 contains the following five function subsystems.

Oscillator — For conventional operation generating 16 output clock pulses per bit period, the input clock frequency must be 2.4576MHz (i.e. 9600 baud x 16 x 16, since the scan counter and the first flip-flop of the counter chain act as an internal ÷ 16 prescaler). A lower input frequency will result in a proportionally lower output frequency.

The IM4702/12 can be driven from two alternate clock sources: (1) When the \overline{E}_{cp} (External Clock Enable) input is LOW, the CP input is the clock source. (2) When the \overline{E}_{cp} input is HIGH, a crystal connected between I_x and O_x , or a signal applied to the I_x input, is the clock source.

Prescaler (Scan Counter) — The clock frequency is made available on the CO (Clock Output) pin and is applied to the \div 8 prescaler with buffered outputs Q_0 , Q_1 , and Q_2 .

Table 1: Clock Modes and Initialization

I _x	E _{CP}	СР	Operation
سس	Н	L	Clocked from I _X
X	L		Clocked from CP
X	Н	<u>H</u>	Continuous Reset
) X	L		Reset During First CP=HIGH Time
i .	1		CP=nign fillie

H = HIGH Level
L = LOW Level
X = Don't Care

= 1st HIGH Level Clock Pulse After E_{CP}
Goes LOW

______ = Clock Pulses

0373-8

Counter Network — The prescaler output Q_2 is a square wave of $\frac{1}{8}$ the input frequency, and is used to drive the frequency counter network generating 13 standardized frequencies. Note that the frequencies are labeled in the block diagram and described in terms of the transmission bit rate. In a conventional system using a 2.4576MHz clock input, the actual output frequencies are 16 times higher.

The output from the first frequency divider flip-flop is thus labeled 9600, since it is used to transmit or receive 9600 baud (bits per second). The actual frequency at this node is 16 x 9.6kHz=153.6kHz. Seven more cascaded binaries generate the appropriate frequencies for bit rates 4800, 2400, 1200, 600, 300, 150, and 75.

IM4702/4712

The other five bit rates are generated by Individual coun-

bit rate 1200 is divided by 6 to generate bit rate 200, bit rate 200 is divided by 4 to generate bit rate 50,

bit rate 2400 is divided by 18 to generate bit rate 134.5 with a frequency error of -0.87%,

bit rate 2400 is also divided by 22 to generate bit rate 110 with a frequency error of -0.83%, and

bit rate 9600 is divided by 16/3 to generate bit rate 1800.

The 16/3 division is accomplished by alternating the divide ratio between 5 (twice) and 6 (once). The result is an exact average output frequency with some frequency modulation. Taking advantage of the ÷ 16 feature of the UART, the resulting distortion is less than 0.78% regardless of the number of elements in a character, and therefore well within the timing accuracy specified for high speed communications equipment. All signals except 1800, have a 50% duty cycle.

Output Multiplexer — The outputs of the counter network are fed to a 16-input multiplexer, which is controlled by the Rate Select inputs (S_0-S_3) . The multiplexer output is then resynchronized with the incoming clock in order to cancel all cumulative delays and to present an output signal at the buffered output (Z) that is synchronous with the prescaler outputs (Q_0-Q_2) . Table 2 lists the correspondance between select code and output bit rate. Two of the 16 codes do not select an internally generated frequency, but select an input into which the user can feed either a different, non-standardized frequency, or a static level (HIGH or LOW) to generate "zero baud".

The bit rates most commonly used in modern data terminals (110, 150, 300, 1200, 2400 baud) require that no more than one input be grounded, easily achieved with a single pole, 5-position switch. 2400 baud is selected by two different codes, so that the whole spectrum of modern digital communication rates has a common HIGH on the S_3 input. Initialization (Reset) — The initialization circuit generates a common master reset signal for all flip-flops in the IM4702/12. This signal is derived from a digital differentiator that senses the first HIGH level on the CP input after the \overline{E}_{CP} input goes LOW. Upon initialization, all counters are reset and all outputs will be in the LOW state. When \overline{E}_{CP} is HIGH, selecting the Crystal input, CP must be LOW; a HIGH level on CP would apply a continuous reset.

All inputs to the 4702/12 except I_x have on-chip pull-up circuits; the I_x input of the 4712 has a high value resistor tied to O_x .

T-75-33-09

Table 2: Truth Table for Rate Select Inputs

S ₃	S ₂	s ₁	S ₀	Output Rate (Z) Note 1
L	L	L.	L	Multiplexed Input (I _M)
L	L	L	H	Multiplexed Input (I _M)
L	L	Н	L	50 Baud
L	L	Н	Н	75 Baud
L	H	L	L	134.5 Baud
L	H	L	н	200 Baud
L	H	Н	L	· 600 Baud
L	H	Н	Н	2400 Baud
H	L	L	L	9600 Baud
H	L	L	Н	4800 Baud
Н	L	Н	L	1800 Baud
H	L	Н	Н	1200 Baud
н	н	L	L.	2400 Baud
Н	Н	L	Н	300 Baud
H	Н	Н	L	150 Baud
Н	н	Н	Н	110 Baud

L=LOW Level

H=HIGH Level

Note 1: Actual output frequency is 16 times the indicated output rate, assuming a clock frequency of 2.4576MHz.

Table 3: Crystal Specifications


Parameters	Typical Crystal Spec	
Frequency	2.4576MHz "AT" Cut	
Series Resistance (Max)	250Ω	
Unwanted Modes	-6dB (Min)	
Type of Operation	Parallel	
Load Capacitance	32pF±0.5pF	

APPLICATIONS

Single Channel Bit Rate Generator

Figure 4 shows the simplest application of the IM4702/12. This circuit generates one of five possible bit rates as determined by the setting of a single pole, 5-position switch. The Bit Rate Output (Z) drives one standard TTL load or four low power Schottky loads over the full temperature range. The possible output frequencies correspond to 100, 150, 300, 1200, and 2400 or 3600 Baud. For many low cost terminals, these five bit rates are adequate.

This mode of operation is commonly chosen for applications using industry standard 1402/6402 UARTs.




Simultaneous Generation of Several Bit Rates

Figure 5 shows a simple scheme that generates eight bit rates on eight output lines, using one IM4702/12 and one 93L34 Bit Addressable Latch. This and the following applications take advantage of the built-in scan counter (prescaler) outputs. As shown in the block diagram, these outputs $(Q_0$ to Q_2) go through a complete sequence of eight states for every half-period of the highest output frequency (9600 Baud). Feeding these Scan Counter Outputs back to the Select inputs of the multiplexer causes the IM4702/12 to sequentially interrogate the state of eight different frequency signals. The 93L34 Bit Addressable Latch, addressed by the same Scan Counter Outputs, reconverts the multiplexed single Output (Z) into eight parallel output frequency signals. In the simple scheme of Figure 5, input S $_3$ is left open (HIGH) and the following bit rates are generated:


Q₀: 110 Baud Q₃: 1800 Baud Q₆: 300 Baud Q₁: 9600 Baud Q₄: 1200 Baud Q₇: 150 Baud Q₂: 4800 Baud Q₅: 2400 Baud

Other bit rate combinations can be generated by changing the Scan Counter to Selector interconnection or by inserting logic gates into this path.



19200 Baud Operation

A 19200 baud signal is available on the Q_2 output, but is not internally connected to the multiplexer. This signal can be generated on the Z output by connecting the Q_2 output to the I_M input and applying select code. An additional 2-input NOR gate can be used to retain the "Zero Baud" feature on select code 1 for the IM4702/12. (See Figure 6).



The 4712 may replace the 4702 in the above applications with the standard 2.4576MHz crystal. The two external capacitors and one resistor are not required when using the 4712.

INTERSIL'S SOLE AND EXCLUSIVE WARRANTY OBLIGATION WITH RESPECT TO THIS PRODUCT SHALL BE THAT STATED IN THE WARRANTY ARTICLE OF THE CONDITION OF SALE. THE WARRANTY SHALL BE EXCLUSIVE AND SHALL BE IN LIEU OF ALL OTHER WARRANTIES, EXPRESS, IMPLIED OR STATUTORY, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR USE.

NOTE: All typical values have been characterized but are not tested.

