


Pin view Suggested PCB layout



Electrical schematic

Electrical specification: Ratio: 2:1 DC resistance (Ω +/-15%): Primary: 1.03 Secondary: 0.63

Primary inductance (1 - 4): 10mH min. (@100kHz, 0.1V) Primary leakage inductance: 18uH nom.

Interwinding capacitance: 25pF nom.

Isolation: winding to winding: 1.5kVrms for 2 seconds Creepage and clearance: 1.4mm min. (basic insulation)

Walters OEP Ltd. Unit 5, Oxonian Park, Langford Locks, Kidlington, Oxfordshire. OX5 1FP Tel: (01865) 855085 Fax: (01865) 855075 Website: www.oep.co.uk

DESCRIPTION	ISSUE	DATE	DRAWN	CHECKED	DRAWING NUMBER
Specification for PT10SM	1	15/08/07	CS		PT10SM
	2	11/02/08	CS		
	3	05/03/08	CS		
Scale: 2 to 1 All dimensions in mm unless stated otherwise	4	16/07/08	CS		

WALTERS OEP LTD
Unit 5 Oxonian Park, Langford Locks, Kidlington, Oxford, OX5 1FP
Tel: +44 (0)1993 886200 Fax: +44 (0)1993 886210 E-mail: info@oep.co.uk Web: www.oep.co.uk