

2048-word × 8 bit High Speed CMOS Static RAM

Description

CXK5816PN/M is a 16,384 bits high speed CMOS static RAM organized as 2,048 words by 8 bits and operates from a single 5V supply. This device is suitable for use in high speed and low power applications in which battery back up for nonvolatility is required.

Features

- High speed operation (Access time)
 CXK5816PN/M -10, 10L 100ns (Max.)
 CXK5816PN/M -12, 12L 120ns (Max.)
 CXK5816PN/M -15, 15L 150ns (Max.)
- Low power consumption (Standby) (Operation)
 CXK5816PN/M -10, 12, 15 100µW(Typ.) 125mW(Typ.)
 CXK5816PN/M -10L, 12L, 15L 5µW(Typ.) 125mW(Typ.)
- Single +5V supply: 5V±10%.
- Fully static memory No clock or timing strobe required
- Equal access and cycle time
- Common data input and output: three-state output
- Directly TTL compatible: All inputs and outputs
- Low voltage data retention: 2.0V (Min.)


Function

2048-word × 8 bit static RAM

Structure


Silicon gate CMOS IC

Block Diagram




Package Outline

Unit: mm



Note) All Typical values are measured under the conditions
 $V_{CC}=5.0V$ and $T_A=25^{\circ}C$.

Pin Configuration (Top View)**Pin Description**

Symbol	Description
A0 to A10	Address input
I/O1 to I/O8	Data input output
\overline{CE}	Chip enable input
\overline{WE}	Write enable input
\overline{OE}	Output enable input
Vcc	+5V power supply
GND	Ground

Absolute Maximum Ratings

Ta = 25°C, GND = 0V

Item	Symbol	Rating	Unit
Supply voltage	V _{CC}	-0.5* to +7.0	V
Input voltage	V _{IN}	-0.5* to V _{CC} +0.5	V
Input and output voltage	V _{I/O}	-0.5* to V _{CC} +0.5	V
Allowable power dissipation, P _D	CXK5816PN/SP	1.0	W
	CXK5816M	0.7	
Operating temperature	T _{OPR}	0 to +70	°C
Storage temperature	T _{STG}	-55 to +150	°C
Soldering temperature	T _{SOLDER}	260•10	°C • sec

* V_{CC}, V_{IN}, V_{I/O} Minimum value = -3.0V, Pulse width is under 50 ns.**Truth Table**

\overline{CE}	\overline{OE}	\overline{WE}	Mode	I/O1 to I/O8	V _{CC} Current
H	X	X	Not selected	High Z	I _{SB1} , I _{SB2}
L	H	H	Output disable	High Z	I _{CC1} , I _{CC2}
L	L	H	Read	D _{out}	I _{CC1} , I _{CC2}
L	X	L	Write	D _{in}	I _{CC1} , I _{CC2}

Note) X: "H" or "L"

DC Recommended Operating Conditions

Ta = 0 to +70°C, GND = 0V

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input high voltage	V _{IH}	2.2	—	V _{CC} +0.3	V
Input low voltage	V _{IL}	-0.3	—	0.8	V

DC and Operating CharacteristicsV_{CC}=5V±10%, GND=0V, Ta=0 to +70°C

Item	Symbol	Test condition	CXK5816PN/M/SP -10/12/15			CXK5816PN/M/SP -10L/12L/15L			Unit
			Min.	Typ. ^{**}	Max.	Min.	Typ. ^{**}	Max.	
Input leakage current	I _{LI}	V _{IN} =GND to V _{CC}	-2	—	2	-2	—	2	μA
Output leakage current	I _{LO}	CĒ=V _{TH} or OĒ=V _{TH} V _{IO} =GND to V _{CC}	-2	—	2	-2	—	2	μA
Operating power supply current	I _{CC1}	CĒ=V _{IL} , I _{OUT} =0mA	—	25	60	—	25	60	mA
Average operating current	I _{CC2}	Cycle = Min, Duty = 100% I _{OUT} =0mA	—	28 *(31)	60 *(75)	—	28 *(31)	60 *(75)	mA
Standby current	I _{SB1}	CĒ≥V _{CC} -0.2V	—	0.02	1.0	—	0.001	0.05	mA
	I _{SB2}	CĒ=V _{TH}	—	0.3	2	—	0.2	1	mA
Output high voltage	V _{OH}	I _{OH} =-1.0mA	2.4	—	—	2.4	—	—	V
Output low voltage	V _{OL}	I _{OL} =4.0mA	—	—	0.4	—	—	0.4	V

* **Note**) Shows CXK5816PN/M/SP-10, 10L value.** V_{CC}=5V, Ta=25°C**Capacitance**


Ta=25°C, f=1 MHz

Item	Test condition	Symbol	Min.	Max.	Unit
Input capacitance	V _{IN} =0V	C _{IN}	—	7	pF
Input/output capacitance	V _{I/O} =0V	C _{I/O}	—	10	pF

Note) This parameter is sampled and is not 100% tested.**AC Operating Characteristics**• **AC test condition**V_{CC} = 5V ± 10%, Ta = 0 to +70°C

Item	Condition
Input pulse high level	V _{TH} = 2.4V
Input pulse low level	V _{IL} = 0.6V
Input rise time	t _R = 5ns
Input fall time	t _F = 5ns
Input and output timing reference level	1.5V
Output load	C _L * = 100pF, 1TTL

* CL includes scope and jig capacitance.



- **Read cycle**



Item	Symbol	CXK5816PN/M		CXK5816PN/M		CXK5816PN/M		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle time	t_{RC}	100	—	120	—	150	—	ns
Address access time	t_{AA}	—	100	—	120	—	150	ns
Chip enable access time	t_{CO}	—	100	—	120	—	150	ns
Output enable to output valid	t_{OE}	—	50	—	55	—	60	ns
Output hold from address change	t_{OH}	15	—	15	—	15	—	ns
Chip enable to output in low Z (\bar{CE})	t_{LZ}	15	—	15	—	15	—	ns
Output enable to output in low Z (\bar{OE})	t_{OLZ}	10	—	10	—	10	—	ns
Chip disable to output in high Z (\bar{CE})	* t_{HZ}	0	30	0	40	0	50	ns
Output disable to output in high Z (\bar{OE})	* t_{OHZ}	0	30	0	40	0	50	ns


* Note) t_{HZ} and t_{OHZ} are specified by the time length until the output circuit is turned off and not specified by the output voltage level.

- **Write cycle**

Item	Symbol	CXK5816PN/M		CXK5816PN/M		CXK5816PN/M		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle time	t_{WC}	100	—	120	—	150	—	ns
Address valid to end of write	t_{AW}	80	—	100	—	120	—	ns
Chip enable to end of write	t_{CW}	80	—	100	—	120	—	ns
Data to write time overlap	t_{DW}	30	—	35	—	40	—	ns
Data hold from write time	t_{DH}	0	—	0	—	0	—	ns
Write pulse width	t_{WP}	60	—	75	—	90	—	ns
Address setup time	t_{AS}	0	—	0	—	0	—	ns
Write recovery time	t_{WR}	5	—	5	—	5	—	ns
Output active from end of write	t_{OW}	15	—	15	—	15	—	ns
Write to output in high Z	t_{WHZ}^*	0	30	0	40	0	50	ns

* Note) t_{WHZ} is specified by the time length until the output circuit is turned off and not specified by the output voltage level.

Timing Waveform(1) **Read Cycle [WE=V_{IH}]**(2) **Write Cycle (1): WE Control [$\overline{OE}=V_{IH}$]**

Write Cycle (2): \overline{CE} Control [$OE = V_{IL}$]**Note)**

- *1 A write occurs during the low overlap of \overline{CE} and \overline{WE} .
- *2 t_{WR} is measured from the earlier of \overline{CE} or \overline{WE} going high to the end of write cycle.
- *3 During this period, I/O pins are in the output state so that the input signals of opposite phase to the outputs must not be applied.


Data Retention Characteristics







 $T_a = 0 \text{ to } +70^\circ\text{C}$







Item	Symbol	Test condition	CXK5816PN/M -10/12/15			CXK5816PN/M -10L/12L/15L			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	
Data retention voltage	V_{DR}	$\overline{CE} \geq V_{cc} - 0.2V$	2.0	5.0	5.5	2.0	5.0	5.5	V
Data retention current	I_{CCDR1}	$V_{cc} = 3.0V, \overline{CE} \geq 2.8V$	—	12	600	—	0.6	30	μA
	I_{CCDR2}	$V_{cc} = 2.0 \text{ to } 5.5V, \overline{CE} \geq V_{cc} - 0.2V$	—	20	1000	—	1.0	50	μA
Data retention set up time	t_{CDRS}	Chip disable to data retention mode	0	—	—	0	—	—	ns
Recovery time	t_R		t_{RC}^*	—	—	t_{RC}^*	—	—	ns

* t_{RC} : Read cycle time

Data Retention Waveform




Supply current vs. Supply voltage**Supply current vs. Ambient temperature****Supply current vs. Frequency****Access time vs. Load capacitance****Access time vs. Supply voltage****Access time vs. Ambient temperature**

Standby current (1) vs. Supply voltage**Standby current (1) vs. Ambient temperature****Standby current (2) vs. Supply voltage****Standby current (2) vs. Ambient temperature****Output high current vs. Output high voltage****Output low current vs. Output low voltage****Input voltage vs. Supply voltage**

T-90-20

7. Sony Package Product Name

Type		Package name		Package	Features			
		Symbol	Description		Material*	Lead pitch	Lead shape	Lead pull out direction
Inserted	Standard	D I P	DUAL IN LINE PACKAGE		P C	2.54mm (100MIL)	Through Hole Lead	2-direction
		S I P	SINGLE IN LINE PACKAGE		P	2.54mm (100MIL)	Through Hole Lead	1-direction
		Z I P	ZIG ZAG IN LINE PACKAGE		P	2.54mm (100MIL) Zig Zag inline	Through Hole Lead	1-direction
		P G A	PIN GRID ARRAY		C	2.54mm (100MIL)	Through Hole Lead	4-direction
		PIGGY BACK	PIGGY BACK		C	2.54mm (100MIL)	Through Hole Lead	2-direction
Shrink	SDIP	SHRINK DUAL IN LINE PACKAGE			P	1.778mm (70MIL)	Through Hole Lead	2-direction
	Q F P	QUAD FLAT PACKAGE			P	1.0mm 0.8mm	Gull-Wing	4-direction
Surface mounted	S O P	SMALL OUTLINE PACKAGE			P	1.27mm (50MIL)	Gull-Wing	2-direction
	V Q F P	VERY SMALL QUAD FLAT PACKAGE			P	0.5mm	Gull-Wing	4-direction
	VSOP	VERY SMALL OUTLINE PACKAGE			P	0.65mm	Gull Wing	2-direction
	PLCC	PLASTIC LEADED CHIP CARRIER			P	1.27mm (50MIL)	J-bend	4-direction
Standard chip carrier	L C C	LEAD LESS CHIP CARRIER			C	1.27mm (50MIL)	Lead less	Package side
	SPLCC	SHRINK PLASTIC LEADED CHIP CARRIER (PLCC)			P	1.27mm Max. (50MIL Max.)	J-bend	4-direction
Standard 2-direction chip carrier	S O J	SMALL OUTLINE J-LEAD PACKAGE			P	1.27mm (50MIL)	J-bend	2-direction

* P.....Plastic, C.....Ceramic