

Graphic Equalizer System



Overview

The LC7527E is a microprocessor controllable seven-band graphic equalizer LSI that does not require the use of external semiconductor inductors (simulated inductors).

Functions

- Left and right channel seven-band graphic equalizers
- Each band operates in ± 2 dB steps.
- Each band has a maximum boost of +12 dB and a maximum cut of -12 dB for a total of 13 settings.
- Independent left and right channel operation
- Serial data input supports CCB format communications with the system controller.
- · CMOS LSI with a 12 V breakdown voltage


Features

- This LSI, in conjunction with a control microprocessor, can implement in two chips, an electronic graphic equalizer with the following features.
 - One touch gain control for each band
 - One touch memory setting recall allows users to select desired frequency characteristics for each track.
 - Since the LC7527E includes band filter amplifiers on chip, capacitors are the only external components required in application systems.
 - Minimal switching noise due to the use of a Silicon gate CMOS process.
 - CCB is a trademark of SANYO ELECTRIC CO., LTD.
 - CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.

Package Dimensions

unit: mm

3159-QFP64E



$\label{eq:Specifications} \textbf{Specifications} \\ \textbf{Absolute Maximum Ratings at Ta} = 25^{\circ}C, \, V_{SS} = 0 \, \, V$

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} -V _{EE} max	AV _{DD} , AV _{EE} , DV _{DD} , DV _{EE} *	12	V
	V _{IN} max1	CL, DI, CE	$V_{SS} - 0.3$ to $V_{DD} + 0.3$	V
Maximum input voltage	V _{IN} max2	LIN1, LIN2, RIN1, RIN2	$V_{EE} - 0.3$ to $V_{DD} + 0.3$	V
	V _{IN} max3	S1	$V_{EE} - 0.3 \text{ to } V_{DD} + 0.3$	V
Allowable power dissipation	Pd max	Ta ≤ 85°C	280	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-50 to +125	°C

Note: * $-6 \text{ V} \le \text{V}_{\text{EE}} \le \text{V}_{\text{SS}} \le \text{V}_{\text{DD}}$


Allowable Operating Ranges at $Ta=25^{\circ}C,\,V_{SS}=0~V$

Develope	Cumah al	Conditions	Ratings			Linit
Parameter	Symbol	Conditions	min	typ	max	- Unit
	V_{DD}	AV _{DD} , DV _{DD}		5		V
Supply voltage	V _{EE}	AV _{EE} , DV _{EE}		-5		V
	V _{DD} -V _{EE}	AV _{DD} , AV _{EE} , DV _{DD} , DV _{EE}	8.0		11.0	V
Input high level voltage	V _{IH}	CL, DI, CE	3.0		V_{DD}	V
Input low level voltage	V _{IL}	CL, DI, CE	V _{SS}		1.0	V
Input amplitude voltage	V _{IN} 1	LIN1, LIN2, RIN1, RIN2	V _{EE}		V_{DD}	Vp-p
Imput amplitude voltage	V _{IN} 2	S1	V _{EE}		V_{DD}	V
Clock pulse width	t _{øW}	CL	1			μs
Setup time	tsetup	CL, DI, CE	1			μs
Hold time	t _{HOLD}	CL, DI, CE	1			μs
Operating frequency	fopg	CL			500	kHz

Electrical Characteristics at $Ta=25^{\circ}C,\,V_{DD}=5~V,\,V_{EE}=-5~V,\,V_{SS}=0~V$

Parameter	Symbol	Conditions	Ratings			Unit
Parameter	Symbol		min	typ	max	Unit
	THD (1)	V _{OUT} = 1 Vrms, FLAT, f = 20 kHz		0.01	0.05	%
	THD (2)	V _{OUT} = 1 Vrms, FLAT, f = 1 kHz		0.001	0.005	%
Total harmonic distortion	THD (3)	V _{OUT} = 300 mVrms, FLAT, f = 20 kHz with all bands at full boost		0.042	0.2	%
	THD (4)	V _{OUT} = 300 mVrms, FLAT, f = 1 kHz with all bands at full boost		0.045	0.2	%
Crosstalk	CT	$V_{OUT} = 1 \text{ Vrms}, f = 20 \text{ kHz}, FLAT, Rg = 1 \text{ k}\Omega$		58		dB
Setting error	ΔΒ	with other bands flat	-2		+2	dB
Current drain	I _{DD}	V_{DD} - $V_{EE} = 11 V$			30	mA
Analog switch off leakage current	I _{OFF}	LIN1, LIN2, RIN1, RIN2			10	μΑ


Electrical Characteristics Test Circuit



	No.	Unit (F)
	C1, C28	0.94 μ
	C2, C27	0.034 μ
	C3, C26	0.377 μ
	C4, C25	0.0133 µ
	C5, C24	0.1506 µ
	C6, C23	5390 p
	C7, C22	0.057 μ
7	C8, C21	2156 p
-	C9, C20	0.0242 µ
	C10, C19	867 p
1	C11, C18	9200 p
1	C12, C17	3322 p
	C13, C16	3770 p
	C14, C15	1330 p

No.	Unit (F)
C29, C30, C31, C32	10 μ
No.	Unit (Ω)
R1, R3, R4, R6	7.5 k
R2, R5	1 M

Pin Assignment



No. 4466-3/11

Pin Functions


Pin	Pin No.	Circuit type	Function
Lf1C1 Lf1C2 Lf1C3	62 63 64	AVDD	Left channel f1 band control block External capacitor connections
Rf1C1 Rf1C2 Rf1C3	51 50 49	-W	Right channel f1 band control block External capacitor connections
Lf2C1 Lf2C2 Lf2C3	1 2 3		Left channel f2 band control block External capacitor connections
Rf2C1 Rf2C2 Rf2C3	48 47 46	AVEE A01920	Right channel f2 band control block External capacitor connections
Lf3C1 Lf3C2 Lf3C3	4 5 6	AVDD	Left channel f3 band control block External capacitor connections
Rf3C1 Rf3C2 Rf3C3	45 44 43	fnc2	Right channel f3 band control block External capacitor connections
Lf4C1 Lf4C2 Lf4C3	7 8 9	AVEE AVDD	Left channel f4 band control block External capacitor connections
Rf4C1 Rf4C2 Rf4C3	42 41 40	fnca	Right channel f4 band control block External capacitor connections
Lf5C1 Lf5C2 Lf5C3	10 11 12	AVEE	Left channel f5 band control block External capacitor connections
Rf5C1 Rf5C2 Rf5C3	39 38 37	AVDD	Right channel f5 band control block External capacitor connections
Lf6C1 Lf6C2 Lf6C3	13 14 15	Vref	Left channel f6 band control block External capacitor connections
Rf6C1 Rf6C2 Rf6C3	36 35 34	AVEE A01921	Right channel f6 band control block External capacitor connections
Lf7C1 Lf7C2 Lf7C3	17 18 19		Left channel f7 band control block External capacitor connections
Rf7C1 Rf7C2 Rf7C3	32 31 30		Right channel f7 band control block External capacitor connections
AV _{DD} AV _{EE} DV _{DD} DV _{EE} V _{SS}	23 56 22 57 28		Power supply: +5 V typ. Audio signal power supply Power supply: -5 V typ. Audio signal power supply Power supply: +5 V typ. Logic signal power supply Power supply: -5 V typ. Logic signal power supply Power supply: 0 V AV _{DD} must be equal to DV _{DD} , and AV _{EE} must be equal to DV _{EE} .

Continued on next page.


Continued from preceding page.

Pin	Pin No.	Circuit type	Function
LVref RVref	58 55	AVDD WAVEE A01922	Power supply: Analog ground The impedance of the pattern connected to these pins should be kept as low as possible. LVref and RVref are not connected to the V _{SS} pin.
LIN1 LIN2	59 60	AVDD	Left channel audio signal input IN1 is normally connected to an operational amplifier inverting input. IN2 is normally connected to an operational amplifier non-inverting input.
RIN1 RIN2	54 53	AVEE A01923	Right channel audio signal input IN1 is normally connected to an operational amplifier inverting input. IN2 is normally connected to an operational amplifier non-inverting input.
CE	27	DVDD	Chip enable input. Internal data is latched when this pin goes from high to low and the analog switches operate. Data transfers are enabled when this pin is high.
CL	25		Clock input. Schmitt inverter input circuit
DI	26	VSS A01924	Data input. Schmitt inverter input circuit
S1	24	DVDD DVEE A01925	Dual chip system chip select input. By connecting S1 (this pin) to either V_{DD} or V_{EE} , data input is enabled when the address matches the corresponding address listed below. S1 = $V_{DD} \rightarrow$ Address: 8C S1 = $V_{EE} \rightarrow$ Address: 8D
NC NC NC NC NC NC NC	16 20 21 29 33 52 61		No connection. Do not connect signals to these pins.

Equivalent Circuit




Internal Equivalent Circuit (for a single band)



A01926


Data Input

The LC7527E is controlled by inputting stipulated data using the CE, CL, and DI pins. The data has a total of 20 bits, of which eight are address and 12 are data.



A01930

Sample Application Circuit



Unit (resistance: Ω , capacitance: F)


Note: If at all possible, use bipolar capacitors for all capacitors that do not have a polarity specified.

*1. A resistor of about 100 $k\Omega$ is recommended if impulse noise (popping sounds) is a problem.

External Component Value Calculations

The external capacitors required for each band in the LC7527E are the structural elements in semiconductor inductors (simulated inductors). The remainder of this section presents the equivalent circuits and the formulas used to determine the center frequencies.

Semiconductor Inductor Equivalent Circuit
 The LC7527E provides circuits with differing constants for the low and high bands.



2. Calculation Example

Specifications: 1) Center frequency: Fo = 63 Hz

2) Q at maximum boost: $Q_{+12 \text{ dB}} = 1.05$

• Derive the sharpness Qo of the semiconductor inductor itself.

 $Qo = \frac{(R1 + R4)}{R1} \times Q_{+12 \text{ dB}} \approx 4.064 \qquad \text{See the internal equivalent circuit figure for R4}.$

• Derive C1.


 $C1 = 1/2\pi FoR1Qo \neq 0.953 (\mu F)$

• Derive C2.

 $C2 = Qo/2\pi FoR2 \neq 0.034 \; (\mu F)$

3. Sample Values for C1 and C2

Center frequency Fo (Hz)	C1 (F)	C2 (F)
63	0.953 µ	0.034 μ
160	0.377 μ	0.014 µ
400	0.151 µ	5390 p
1000	0.060 µ	2156 p
2500	0.024 µ	862 p
6300	9563 p	3422 p
16000	3765 p	1348 p



Usage Notes

- 1. The states of the internal analog switches are undefined when power is first applied. System output should be muted until control data has been sent to the LC7527E.
- 2. To prevent the high frequency digital signals associated with data transfers over the CL, CI, and DI pins from generating interference in the analog signals, either guard those lines with a ground pattern or use shielded cables.

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 1996. Specifications and information herein are subject to change without notice.