

LC7537, 7537AN, 7537NE

Electronic Volume Control System for Audio Equipment

Overview

The LC7537N is an electronic control LSI capable of electronically controlling the volume, balance, loudness, fader, bass, and treble functions individually with fewer externally connected component parts.

Features

• Enables controlling the below-listed functions with 3-line serial data, including CE, DI, and CLK. Also, due to 0 V to 5 V swing of the serial data input voltage, permits the use of a general purpose microcomputer.

Volume: Separately controls the Lch and Rch

volume levels across 81 positions over the 0 dB to -79 dB (in 1 dB steps) range and $-\infty$, and consequently also serves

balance control purposes.

Loudness: By virtue of a center tap provided at the

-20 dB position of the volume controlling ladder resistors, permits loudness to be controlled with externally connected CR components.

Fader: By varying only the rear or front output

level across 16 positions, provides fader functions (in 2 dB steps over the 0 dB to -20 dB range, and 5 dB steps over the -20 dB to -45 dB range, and at -\infty, for

a total of 16 positions).

Bass/Treble: With CR components externally

connected, forms an NF type tone control circuit (Baxandall type) to exercise control across 15 positions over both the bass and treble functions


in 2 dB steps.

 By virtue of its CMOS structure, the LSI operates under a broad power supply voltage range from +4.5 V to +15 V, permitting the use of either a single or a dual ± power supply, whichever is preferred.


Package Dimensions

unit: mm


3025B-DIP42S



unit : mm 3156-QFP48E





unit : mm **3052A-QFP48A**




SANYO Electric Co.,Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Pin Assignments





Equivalent Circuit Block Diagram



Specifications

Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0 V, V_{DD} = \geq V_{CC} > V_{SS} \geq V_{EE}

Item	Symbol	Condition	Rating	Unit
Mariania	V _{DD} – V _{EE} max	V_{DD} , V_{EE} : $V_{EE} \ge -8 \text{ V}$	16	V
Maximum supply voltage	V _{CC} max	$V_{CC}: V_{DD} \ge V_{CC}$	V _{SS} – 0.3 to V _{SS} + 7	V
lanut avanlu valta aa	V _{I1}	DI, CLK, CE	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
Input supply voltage	V _{I2}	ĪNIT	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
Allowed In a second distriction	Pd max	Ta ≤ 85°C, (LC7537N, 7537AN)	200	mW
Allowable power dissipation		Ta ≤ 85°C, (LC7537NE)	300	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg *3		-50 to +125	°C

Allowable Operating Conditions at Ta = 25°C, V_{SS} = 0 V, V_{DD} = \geq V_{CC} > V_{SS} \geq V_{EE}

Item	Symbol	Condition	Rating	Unit
0	V _{DD} – V _{EE}	V _{EE} ≥ -7.5 V	4.5 to 15	V
Supply voltage *1	V _{CC}		4.5 to 5.5	V
Leave this he have been to me	V _{IH1} *2	DI, CLK, CE	0.8 V _{CC} to V _{CC}	V
Input high-level voltage	V _{IH2}	INIT	$0.8 (V_{DD} - V_{EE}) + V_{EE} \text{ to } V_{DD}$	V
Input low–level voltage	V _{IL1} *2	DI, CLK, CE	V _{SS} to 0.2 V _{CC}	V
	V _{IL2}	INIT	V _{EE} to 0.2 (V _{DD} – V _{EE}) + V _{EE}	V
Input signal amplitude	V _{IN}		V _{EE} to V _{DD}	V _{P-P}
Input pulse width	tø _W		1 min	μs
setup time	t _{set up}		1 min	μs
Hold time	t _{hold}		1 min	μs
Operating frequency	f _{opg}		up to 330	kHz

- Note: 1. A1000 pF or larger capacitor should be added on between each individual power supply terminal and V_{SS} .
 - 2. When the microcomputer side control signals rise faster than V_{DD} for the LC7537, a 2 k Ω or higher resistor should be inserted midway on each of the DI, CLK, and CE lines.
 - When mounting the QIP package on the board, do not dip the entire package in solder. Only the LC7537NE may be dipped directly in solder during mounting.

LC7537N, 7537AN, 7537NE

Electrical Characteristics at Ta = 25°C, V_{DD} =+7.5 V, V_{EE} =–7.5 V, V_{CC} =+5 V

Item	Symbol	Condition	Rating			
item	Symbol	Condition		typ	max	Unit
Total harmonic	THD(1)	V _{IN} = 1 V, f = 1kHz, all flat overall		0.005	0.01	%
Distortion	THD(2)	V _{IN} = 1 V, f = 20 kHZ, all flat overall	0.006	0.02	%	
0	СТ	$V_{IN} = 1 \text{ V}, \text{ f} = 1 \text{ kHz}, \text{ all flat, Rg} = 1 \text{ k}\Omega$	60	95		dB
Crosstalk	V _{omin} (1)	$V_{IN} = 1 \text{ V, } f = 1 \text{ kHz, MAIN, } VR = \infty, \text{ FADER } VR = \infty$	80	90	dB	
Maximum attenuation output	V _{omin} (2)	V_{IN} = 1 V, f = 1 kHz, MAIN, VR = ∞ , V_{DD} = 8 V, FADER VR = ∞ , V_{EE} = V_{SS} = 0 V, C between V_{SS} and GND of L/R = 1000 μ F	70	80		dB
	R _{VOL} (1)	5 dB-step	12	20	28	kΩ
	R _{VOL} (2)	1 dB-step	12	20	28	kΩ
VR resistance voltage	R _{BASS}		12	20	28	kΩ
	R _{TREBLE}		12	20	28	kΩ
	R _{FADER}		12	20	28	kΩ
Output noise	V _N (1)	All flat overall (I_{HF-A}) Rg = 1 k Ω		2	10	μV
	V _N (2)	$Rg = 1 k\Omega, V_{DD} = 8 V, V_{EE} = V_{SS} = 0 V$		2	10	μV
Current drain	I _{DD}	$V_{DD} - V_{EE} = 15 \text{ V}$			1	mA
Current drain	I _{CC}	V _{CC} = 5 V			1	mA

Pin Description (): LC7537AN, 7537NE

Pin No.	Symbol	Description of Functions	Remarks	
12(8)	L.IN	Main volume control block 5 dB-step attenuator input terminals. These pins should be		
31(29)	R.IN	driven at a low impedance.		
9(4)	L.C1	Main volume control block 5 dB-step attenuator output terminals. Having been designed		
34(33)	R.C1	to be open, the step positions will develop errors if at low acceptor impedances, so that as high load impedances as possible should be provided.	VR resistance : 20 kΩ	
10(5)	L.C2	Main volume control block 1 dB-step attenuator input terminals. Theses pins should be		
33(32)	R.C2	driven at alow impedance.		
11(6)	L.OUT	Main volume control block 1 dB-step attenuator output terminals. Due to the step positions designed to be open, load impedances as high as possible should be provided to	VR resistance : 20 kΩ	
32(31)	R.OUT	them, similar to those for the LC1 and RC1.		
5(47)	L.FIN	Fader functions employing mode input terminals. These pins should be driven at a low		
38(38)	R.FIN	impedance.		
4(46)	L.FOUT	Fader block output terminals. These pins permit the front and rear sides to be faded out		
3(45)	L.ROUT	independently of each other. Attenuations exercised on Lch will be the same as on Rch.	ND 11 and 5	
39(39)	R.ROUT	Due to the step positions designed to be open, acceptor impedances as high as possible	VR resistance : 20 kΩ	
40(40)	R.ROUT	should be provided to them.		
15(11)	L.B1			
16(9)	L.B2			
14(10)	L.B3	Bass tone control block terminals. A total of 15 positions have been provided in 2 dB	VR resistance : 20 kΩ	
28(26)	R.B1	steps	777 100.00.00.00	
27(28)	R.B2			
29(27)	R.B3			
17(13)	L.T1			
16(12)	L.T2			
18(14)	L.T3	Treble tone control block terminals. A total of 15 positions have been provided in 2 dB	VR resistance : 20 kΩ	
26(24)	R.T1	steps. The VR resistance value is 20 k Ω .	VK resistance : 20 K22	
27(25)	R.T2			
25(23)	R.T3			
7(1)	LCT1			
6(48)	LCT2	Loudness dedicated terminals. A high-frequency-range correcting C should be put between CT1 and IN, and low-frequency-range correcting C between CT2 and L-V _{SS}		
36(36)	RCT1	between C11 and IN, and low-frequency-range correcting C between C12 and L-V $_{\rm SS}$ (R-V $_{\rm SS}$).		
37(37)	RCT2			


Continued on next page.

LC7537N, 7537AN, 7537NE


Continued from preceding page.

Pin No.	Symbol	Description of Functions	Remarks	
8(2)	L-V _{SS}	Main volume control block fader control common terminals. The impedance of pattern connected to these pins should be as low as possible. Since L–V $_{SS}$ (R–V $_{SS}$) and V $_{SS}$ have not been connected inside the LSI, they should be connected together on the outside in conformance with their individual specifications. Particular attenuation should be paid to the capacitance assigned to the capacitors put between L–V $_{SS}$ (R–V $_{SS}$) and V $_{SS}$, which will emerge as a residual resistive component when control is turned down for maximum	VDD C1	
35(35)	R-V _{SS}	attenuation.	₹ V V	
42(42)	ĪNĪT	Intra-IC latch resetting terminal INIT Assure an "H" level here. Control-setting data at the internal latch will be indeterminate when power has just been switched on, so that by engaging the "L" level of this pin at power-on, the fader control may be set at its associated and putting behaviour is proceed (Note: V. J.	VDD INIT	
22(20)	CE	may be set at its −∞ position and muting behaviour is engaged (Note: V _{DD} to V _{EE} Level). Chip enable terminal. When this pin is made "H" to "L", data is written in the internal latch, activating the various analog switches. When the "H" level is then restored, transfer of the data will be enabled.	CE II VSS	
20(16)	DI	Input terminals for serial data and clock that serve control purposes.	DI or CLK VSS	
1(43) 23(21) 19(15) 24(22)	V _{DD} V _{CC} V _{SS} V _{EE}	These pins are connected to the relevant power supplies. Exercise caution against $V_{\hbox{\scriptsize CC}}$ rising earlier than $V_{\hbox{\scriptsize DD}}.$		
2(3, 7) 41(18, 30, 34, 41, 44)	NC	No connect pins. Absolutely nothing should be connected here.		
(19)	V _{DD} (NC)	V _{DD} subterminal. Connected to V _{DD} or left open.	LC7537AN and LC7537NE only	


Control Timing



Data Format





Main Volume Control Block Equivalent Circuit



Fader Volume Control Block Equivalent Circuit

Tone Control Block Equivalent Circuit






When data of -Ois transferred to main volume control 1dB STEP, S1,S2 are brought to open state and S3,S4 are turned ON simultaneously.

Sample Application Circuits


Single Power Supply



Unit (resistance: Ω , capacitance: F)

Note: Bipolar electrolytic capacitors should preferably be employed where no polarity has been indicated.


Dual ± Power Supply



Unit (resistance: Ω , capacitance: F)

Note: Bipolar electrolytic capacitors should preferably be employed where no polarity has been indicated.


Single Power Supply




Unit (resistance: Ω , capacitance: F)


Note: Bipolar electrolytic capacitors should preferably be employed where no polarity has been indicated.


Caution for Pattern Designing






- Space the patterns between L.IN and L.OUT and those between R.IN and R.OUT as far apart as possible. When forced to design them close together, provide shielding patterns between as illustrated. They will be effective at the maximum attenuated level (with 10 kHz and higher frequencies). (DIP42S)
- $\bullet\,$ Make the L–V $_{SS}$ and R–V $_{SS}$ as broad as possible.







- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 1997. Specifications and information herein are subject to change without notice.