

LC7073, 7073M Error Detection and Correction ICs for RDS Demodulators

Preliminary

Overview

The LC7073 and LC7073M are error detection and correction ICs that provide an easy interface to the LA2230 and LA2231 radio data system (RDS) demodulators. Both devices incorporate an on-chip oscillator that connects directly to an external ceramic resonator.


The LC7073 and LC7073M provide group synchronization, selectable error detection and correction, output clock polarity selection, a block data start signal output and an error output that signals error correction failures.


The LC7073 and LC7073M operate from a 5 V supply and are available in 18-pin DIPs and MFPs, respectively.


Features

- RDS error detection and correction.
- Easy interface with LA2230 and LA2231 demodulator ICs.
- Serial data transfer system.
- Group synchronization capability.
- Selectable error detection and correction.
- Output clock polarity selection.
- Block data start output.
- Error output.
- On-chip oscillator.
- 5 V supply.
- 18-pin DIP (LC7073) and 18-pin MFP (LC7073M).

Pin Assignment







Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.


unit:mm

3095-MFP18

SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Company TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN





Continued on next page.

Continued from preceding page.

Number	Name	Equivalent circuit	Description
8	CKPOL		Serial data output clock polarity select input
9	V _{DD}		5 V supply
10	REC		Serial data receive detect output. LOW while receiving, after sync detection. High impedance when not receiving, High impedance after reset
11	DSTCTL		Data start control input. LOW initiates data start for second block, and HIGH, for all blocks
12	COR		Error correction enabled/disabled output. LOW when error correction occurs and HIGH when no error correction occurs. High impedance after reset
13	ERR		Error-detect output. LOW when error correction fails. High impedance when error correction does not fail. High impedance after reset
14	DST	AND	Serial data start output. LOW indicates no data start, and HIGH, data start. HIGH after reset
15	POUT		Serial data output. HIGH after reset
16 and a start	СКООТ		Serial data output clock
17	NSS3 /	ý	Ground
18	OS¢2		External ceramic resonator connection 2

Specifications

Absolute Maximum Ratings at Ta = $+25^{\circ}$ C, V_{SS1}, V_{SS2}, V_{SS3} = 0V

Parameter	Symbol	Condi	tions	Ratings	Unit
Maximum supply voltage	V _{DD} max			-0.3 to +7.0	V
OSC2, DST, DOUT and CKOUT output voltage	V _{O1}		Ş	-0.3 to V _{DD} +0.3	V
REC, COR and ERR output voltage	V _{O2}			-0,3 to +15	V
RES and OSC1 input voltage	V _{I1}		م می اور مراجع الرو	-0.3 to V _{DD} +0.3	V
CKIN, DIN, COREN, CKPOL and DSCTL input voltage	V _{I2}		and the second se	–0.3 to '+15	• V
REC, COR and ERR output current	l ₀₁		and the second second	20,	mA
DST, DOUT and CKOUT output current	I _{O2}		// <i>®</i>	–2 to +20	mA
Output pins total current	ю		// %.	-14 to +90	mA
DIP allowable power dissipation	Pd max	DIP: Ta=-40 to +85°C	// &e	to 280	mW
MFP allowable power dissipation	Pd max	MFP: Ta=-40 to +85°C	// <u>a</u> . R	to 200	mW
Operating temperature	Topr		11 and the second	₀ −40 to +85	°C
Storage temperature	Tstg		<u> </u>	≠55 to +125	°C

Reommended Operating Conditions at Ta = -40 to +85°C, V_{SS1} , V_{SS2} , $V_{SS3} = 00$, $V_{DD} \neq 4.5$ to 6.0V

Parameter	Symbol	Conditions	Ratings			Unit
i alametei	Symbol	Conditions	min	typ	max	Onit
Supply voltage range	V _{DD}	11 - Alis Aliman	4.5		6.0	V
CKIN, DIN, COREN, CKPOL and DSCTL high- level input voltage	V _{IH1}	11 000 1	.0.7V _{DD}		13.5	V
RES and OSC1 high-level input voltage	V _{IH2}		0.8V _{DD}		V _{DD}	V
CKIN, DIN, COREN, CKPOL and DSCTL low- level input voltage	V _{IL1}	//	V _{SS}		0.3V _{DD}	V
RES low-level input voltage	V _{IL2}		VSS		0.25V _{DD}	V

Electrical Characteristics at Ta = -40 to +85 °C, V_{SS1} , V_{SS2} , V_{SS3} = 0V, V_{DD} = 4.5 to 6.0V


Parameter	Symbol	Conditions	Ratings			Unit
T aramotor	Gystiloof	Concidents	min	typ	max	Onit
CKIN, DIN, COREN, CKPOL and DSCTL high- level input current	AiH1	Vi=13.6V			5.0	μΑ
CKIN, DIN, COREN, CKPOL and DSCTL low-	^I IL1	¥#¥ss	-1.0			μA
RES low-level input current	412	Vievss //	-45	-10		μΑ
DST, DOUT and CKOUT high-level output	Alexan .	1 _{0H} =−50µA	V _{DD} -1.2			V
voltage	C *OH	I _{OH} =-10µA	V _{DD} -0.5			v
REC, COR, ERR, DST, DOUT and CKOUT		I _{OL} =10mA			1.5	V
low-level output voltage	. vol	I _{OL} ≓1,8mA, See note 1.			0.4	v
REC, COR and ERR output leakage current		VO , =13.5V			5.0	μA
REC, COR and ERR build leakage current	OFF	Vo=Vss	-1.0			μΛ
RES hysteresis voltage	V _{HYS}	<u>k</u>		0.1V _{DD}		V
Supply current	١ _D ø	See note 2.		4	10	mA
Oscillator stabilization time	^t CFS	See figure 7.			10	ms


Note

- 1. Idle pins have output currents less than 1mA.
- 2. Oscillator running, $V_I = V_{DD}$, $I_O = 0$ mA

Timing Diagrams

The relationship between the LC7073 and LC7073M input data (RDS demodulated data output) and output data is shown in figure 1.





Note

The dotted lines show data start (DST) pulses when the data start control (DSTCTL) is LOW. The serial output data is delayed by one block between input and output. The error (ERR) and correction (COR) signals remain active if errors are detected continually.


Serial Output Data Timing and Format

The following list shows the symbols used in the serial output data string in figure 2.

- S Start bit (normally 0)
- Е Error flag (See table 1.)
- F
- OE
- Correction flag (See table 1.) Offset E (normally 0, not used) Offset F (normally 0, not used) OF
- A/B
- B0, B1 Block bits. 00-1st block, 01-2nd block, 10-3rd block, 11-4th block
- D0 to D15 Output data


Table 1. Error and correction flags


	d'at		energy fr if	
	Indication		, ∕,€	F
No error	and the second		0	0
Error corrected	and the second	an Winnell	0	1
Not correctable	11 62	alt- a te illiter.	1	×
Note × = don't cafe			e de la constante de	




COREN and DSTCTL Input Read


COREN and DSTCTL are monitored at intervals of one input clock cycle, and their logic states can be changed at any time. During sync detection, a change in input state occurs if either pin remains steady for four successive clock intervals as shown in figure 4.







A minimum delay of 10 ms should be allowed for oscillator stabilization A 10 to 100 ms reset delay is generated using a 0.1 μ F reset capacitor, C. A larger capacitor should be used if the supply rise time is longer.



Device Comparison

The LC7070N, LC7070M and LC7071NM have identical basic functions, pinouts and input/output timing to those of the LC7073 and LC7073M. Their respective packages and output circuitry are compared in table 3.

Table 5. Device con	inparisoia	/ Alabapana	all and a start	
Device	State of the state	Package	and a series	Output type
LC7070N	and the second second	18-pin DIP	and the second	Open-drain
LC7070NM	All All All	18-pin MFP	¢	
LC7071NM		18-pin MFP		
LC7073		a 18-pin DIP		Totem-pole using MOS transistors
LC7073M	- <u></u>	18-pin MFP		
 1 A	19456 B.C	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		

Table 3. Device comparison

The differences in output data format between the LC7070N/LC7070NM/LC7071NM and LC7073/LC7073M are as follows.

Offset Words E and F

The LC7070N/LC7070NM/LC7071NM recognizes offset words E and F and performs group sync detection. The LC7073/ LC7073M does not recognize offset words E and F–it only detects A, B, C, C' and D.

Input Data Bits

If all data bits are 0, the LC7070N/LC7070NM/LC7071NM only recognizes offset word E. The LC7073/LC7073M does not recognize the offset word E block. No sync detection occurs if all input data bits are 0. Once data cutoff has been determined, output data stops and the sync cutoff sequence begins.

Sync Detection Method

The LC7070N/LC7070NM/LC7071NM searches for 5 consecutive blocks in the correct sequence within each group of 12 blocks. The LC7073/LC7073M searches for 2 consecutive blocks in the correct sequence within each group of 3 blocks.

Data Output After Sync Detection

The LC7070N/LC7070NM/LC7071NM starts data output with the first block (offset A) directly after the last block in the sync detection group. If sync detection occurs during the first block (offset A), the LC7073/LC7073M starts data output with the second block (offset B). If sync detection occurs during the second or third block (offset B) or C), and finishes before the end of the fourth block (offset D), the LC7073/LC7073M starts data output with the first block (offset A) off the second group.

Sync Error

A sync error occurs if no offset word is detected for more than five consecutive blocks. This applies to both the LC7070N/ LC7070NM/LC7071NM and LC7073/LC7073M.

Error Correction

In error-correction mode, an error of less than 5 bits is corrected to an accuracy of 5 bits. This applies to both the LC7070N/LC7070NM/LC7071NM and the LC7073/LC7073M.

Precaution

Note that the solder-dip method should not be used for the LC7073M (MFP).

 Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment. SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective
 circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
This catalog provides information as of July, 2001. Specifications and information herein are subject to change without notice.