14 W \times 4-Channel BTL Power IC



ADE-207-116 1st. Edition

Description

The HA13151/HA13152 are high output and low distortion 4 ch BTL power IC designed for digital car audio.

At 13.2 V to 4 Ω load, this power IC provides output power 14 W with 10% distortion.

Functions


- 4 ch BTL power amplifiers
- Built-in standby circuit
- Built-in muting circuit
- Built-in protection circuit (surge, T.S.D, and ASO)

Features

- Few external parts lead to compact set-area possibility
- Popping noise minimized
- Low output noise
- Built-in high reliability protection circuit



Block Diagram



Absolute Maximum Ratings ($Ta = 25^{\circ}C$)

Item	Symbol	Rating	Unit	Remarks

Operating supply voltage	V _{cc}	18	V	
Supply voltage when no signal*1	V _{cc} (DC)	26	V	
Peak supply voltage*2	V _{cc} (PEAK)	50	V	
Output current*3	I _o (PEAK)	3	А	
Power dissipation*4	P _T	83	W	
Junction temperature	Tj	150	°C	
Operating temperature	Topr	-30 to +85	°C	
Storage temperature	Tstg	-55 to +125	°C	


Notes: 1. Tolerance within 30 seconds

2. Tolerance in surge pulse waveform

3. Value per 1 channel

4. Value when attached on the infinite heat sink plate at Ta = 25 °C.

The derating carve is as shown in the graph below.



Electrical Characteristics (V $_{CC}$ = 13.2 V, f = 1 kHz, R_L = 4 $\Omega,~Rg$ = 600 $\Omega,~Ta$ = 25°C)

HA13151

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Quiescent current	l _o 1		270		mA	Vin = 0
Output offset voltage	ΔV_{Q}	-300	0	+300	mV	
Gain	G _v	30.5	32	33.5	dB	
Gain difference between channels	ΔG_v	-1.5	0	+1.5	dB	
Rated output power	Po	—	14	—	W	V_{cc} = 13.2 V THD = 10%, R _L = 4 Ω
Max output power	Pomax	_	22	_	W	V_{cc} = 13.7 V THD = Max, R _L = 4 Ω
Total harmonic distortion	T.H.D.	_	0.05		%	Po = 3 W
Output noise voltage	WBN	—	0.15	_	mVrms	Rg = 0 Ω BW = 20 to 20 kHz
Ripple rejection	SVR		55		dB	Rg = 600 Ω, f = 120 Hz
Channel cross talk	C.T.	—	70	_	dB	Rg = 600 Ω Vout = 0 dBm
Input impedance	Rin	_	25		kΩ	
Standby current	I _Q 2	_	_	200	μA	
Standby control voltage (high)	$V_{\rm STH}$	3.5		V _{cc}	V	
Standby control voltage (low)	$V_{\rm STL}$	0	_	1.5	V	
Muting control voltage (high)	V _{MH}	3.5	_	V_{cc}	V	
Muting control voltage (low)	V _{ML}	0	—	1.5	V	
Muting attenuation	ATTM		70		dB	Vout = 0 dBm

HA13152

Item	Symbol	Min	Тур	Max	Unit	Test Conditions
Quiescent current	l _o 1	_	270	_	mA	Vin = 0
Output offset voltage	ΔV_{Q}	-300	0	+300	mV	
Gain	G _v	38.5	40	41.5	dB	
Gain difference between channels	$\Delta {\sf G}_{\sf v}$	-1.5	0	+1.5	dB	
Rated output power	Po	—	14	—	W	$V_{cc} = 13.2 \text{ V}$ THD = 10%, R _L = 4 Ω
Max output power	Pomax		22	_	W	V_{cc} = 13.7 V THD = Max, R _L = 4 Ω
Total harmonic distortion	T.H.D.	_	0.05	_	%	Po = 3%
Output noise voltage	WBN	—	0.25	—	mVrms	Rg = 0 Ω BW = 20 to 20 kHz
Ripple rejection	SVR	_	45	_	dB	Rg = 600 Ω, f = 120 Hz
Channel cross talk	C.T.		60	_	dB	Rg = 600 Ω Vout = 0 dBm
Input impedance	Rin	_	25	_	kΩ	
Standby current	I _Q 2		_	200	μA	
Standby control voltage (high)	$V_{\rm STH}$	3.5	_	V_{cc}	V	
Standby control voltage (low)	V_{STL}	0	_	1.5	V	
Muting control voltage (high)	V _{MH}	3.5	_	V_{cc}	V	
Muting control voltage (low)	V _{ML}	0	_	1.5	V	
Muting attenuation	ATTM	_	60	_	dB	Vout = 0 dBm

Pin Explanation

Pin No.	Symbol	Functions	Input Impedance	DC Voltage	Equivalence Circuit
1	IN1	CH1 INPUT	25 kΩ (Typ)	0 V	1 m m m m m m m m m m
11	IN2	CH2 INPUT			
13	IN3	CH3 INPUT			
23	IN4	CH4 INPUT			
2	STBY	Standby control	90 kΩ (at Trs. cutoff)	_	2375 k 23.5 k 23.5 k
3	OUT1 +	CH1 OUTPUT	_	V _{cc} /2	
5	OUT1 –				
7	OUT2 +	CH2 OUTPUT			
9	OUT2 –				
15	OUT3 +	CH3 OUTPUT			
17	OUT3 –				
19	OUT4 +	CH4 OUTPUT	-		
21	OUT4 –				
10	MUTE	Muting control	25 kΩ (Typ)	_	10 + K \$25 k 27 k

Pin Explanation (cont)

Pin No.	Symbol	Functions	Input Impedance	DC Voltage	Equivalence Circuit
22	RIPPLE	Bias stability	_	V _{cc} /2	
6	PV _{cc} 1	Power of output stage	_	V _{cc}	_
18	PV _{cc} 2	-			
14	INV_{cc}	Power of input stage	_	V _{cc}	_
4	CH1 GND	CH1 power GND	—	_	_
8	CH2 GND	CH2 power GND	_		
16	CH3 GND	CH3 power GND	-		
20	CH4 GND	CH4 power GND	-		
12	IN GND	Input signal GND			_

Point of Application Board Design

- 1. Notes on Application Board's Pattern Design
- For increasing stability, the connected line of V_{CC} and OUTGND is better to be made wider and lower impedance.
- For increasing stability, it is better to place the capacitor between V_{CC} and GND (0.1 $\mu\text{F})$ close to IC.
- For increasing stability, it is better to place C1 to C8 and R1 to R8, which are for stopping oscillation, close to IC.
- It is better to place the grounding of resistor (Rg), between input line and ground, close to INGND (Pin 12) because if OUTGND is connected to the line between Rg and INGND, THD will become worse due to current from OUTGND.




Figure 1 Notes on Application Board's Pattern Design

2. How to Reduce the Popping Noise by Muting Circuit

At normal operating circuit, Muting circuit operates at high speed under 1 µs.

In case popping noise becomes a problem, it is possible to reduce the popping noise by connecting capacitor, which determines the switching time constant, between pin 10 and GND. (Following figure 2)

We recommend value of capacitor greater then 1 μ F.

Also transitional popping noise can be reduced sharply by muting before $V_{\rm CC}$ and Standby are ON/OFF.







Figure 2 How to use Muting Circuit


Table 1	Muting	ON/OFF	Time
---------	--------	---------------	------


C (µF)	ON Time	OFF Time	
nothing	under 1 µs	under 1 µs	
0.47	2 ms	2 ms	
4.7	19 ms	19 ms	






































When using this document, keep the following in mind:

- 1. This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- 3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

HITACHI

Hitachi, Ltd. Semiconductor & IC DW. Nepton Bidg, 2-5-2, Ohte-medif, Chiyoda-ku, Tokyo 100, Japan Tet Tokyo (03, 3270-510) Fax: (03, 3270-5109

For further in forms for write to : Hatch America, tod Semiconductor & IC DW. 2000 Sierra Point Fartway Brisbana, CA. 94005-4835 U.S.A. Tet 445-589-8300 Fax 445-589-8300 Fax 445-589-4207

Hitschi Burope GmbH Bedronic Components Group Continental Burope Damacher Straße 3 De85522 Feldkirchen Manchen Tet 083-9 91 80.0 Fex: 083-9 29 30 00 Hitschi Burope Ltd. Bedtonic Components Div. Northern Burope Headquerters Whitsbrock Ferk Lower Cook hem Roed Meidenheed Berkshire SL63YÅ United Kingdom Tet 0628-585000 Ferc 0628-778222 Hitschi Asia Pte. Ltd 45 Collyer Quey \$20-00 Hitschi Tower Snappore 0404 Tet 535-2400 Fex: 535-4533

Hitschi Asis (Hong Kong) Ltd. Unit 705, North Tower, World Finance Cantre, Herbour City, Carton Road Taim She Teui, Kowloon Hang Kong Tei: 27352218 Fax: 27356274