

# M52334FP

## PLL-Split VIF/SIF IC

REJ03F0164-0200  
Rev.2.00  
Jun 14, 2006

---

### Description

The M52334FP is IF signal-processing IC for VCRs and TVs. It enables the PLL detection system despite size as small as that of conventional quasi-synchronous VIF/SIF detector, IF/RF AGC, SIF limiter and FM detector.

### Features

- Video detection output is 2 V<sub>P-P</sub>. It has built-in EQ AMP.
- The package is a 20-pin flat package, suitable for space saving.
- The video detector uses PLL for full synchronous detection circuit. It produces excellent characteristics of DG, DP, 920 kHz beat, and cross color.
- Dynamic AGC realizes high-speed response with only single filter.
- Video IF and sound IF signal processing are separated from each other. VCO output is used to obtain intercarrier.
- As AFT output voltage uses the APC output voltage, VCO coil is not used.
- Audio FM demodulation uses PLL system, so it has wide frequency range with no external parts and no adjustment.
- This IC corresponds to only inter of NTSC system.


### Application

TV sets, VCR tuners


### Recommended Operating Condition

- In case of V<sub>CC</sub> and V<sub>reg</sub>. OUT short
  - Supply voltage range: 4.75 to 5.25 V
  - Recommended supply voltage: 5.0 V
- In case of V<sub>reg</sub>. OUT open
  - Supply voltage range: 8.5 to 12.5 V

### Block Diagram



### Pin Arrangement



## Absolute Maximum Ratings

(Ta = 25°C, unless otherwise noted)

Item	Symbol	Ratings	Unit	Condition
Supply voltage1	V <sub>CC</sub>	13.2	V	V <sub>CC</sub> and V <sub>reg. out</sub> is not connected to each other.
Supply voltage V <sub>reg. OUT</sub>	V <sub>reg. OUT</sub>	6.0	V	V <sub>CC</sub> and V <sub>reg. out</sub> is not connected to each other.
Power dissipation	P <sub>d</sub>	1225	mW	
Operating temperature	T <sub>opr</sub>	-20 to +85	°C	
Storage temperature	T <sub>stg</sub>	-40 to +150	°C	
Surge voltage resistance	Surge	200	V	Surge protection capacitance 200 pF resistance 0

## Electrical Characteristics

(V<sub>CC</sub> = 9 V, Ta = 25°C, unless otherwise noted.)

Item	Symbol	Test Circuit	Test Point	Input Point	Input SG	Limits			Unit	Test Conditions Switches set to position 1 unless otherwise indicated
						Min.	Typ.	Max.		
VIF section										
Circuit current1 V <sub>CC</sub> = 5V	I <sub>CC1</sub>	1	A	—	—	33	40.5	47	mA	V <sub>CC</sub> = 5V SW4 = 2, SW7 = 2
Circuit current2 V <sub>CC</sub> = 12V	I <sub>CC2</sub>	1	A	—	—	31	40.5	49	mA	V <sub>CC</sub> = 12V SW7 = 2
V <sub>reg</sub> voltage2	V <sub>CC2</sub>	1	TP4	—	—	4.7	5.00	5.3	V	V <sub>CC</sub> = 12V
Video output DC voltage1	V1	1	TP1A	—	—	3.45	3.9	4.35	V	SW13 = 2 V13 = 0V
Video output voltage8	V <sub>o det8</sub>	1	TP8	VIF IN	SG1	0.85	1.1	1.35	V <sub>P-P</sub>	
Video output voltage1	V <sub>o det</sub>	1	TP1A	VIF IN	SG1	1.85	2.2	2.55	V <sub>P-P</sub>	
Video S/N	Video S/N	1	TP1B	VIF IN	SG2	51	56	—	dB	SW1 = 2
Video band width	BW	1	TP1A	VIF IN	SG3	5.0	7.0	—	MHz	SW13 = 2 V13 = variable
Input sensitivity	V <sub>IN MIN</sub>	1	TP1A	VIF IN	SG4		48	52	dB <sub>μ</sub>	
Maximum allowable input	V <sub>IN MAX</sub>	1	TP1A	VIF IN	SG5	101	105	—	dB <sub>μ</sub>	
AGC control range input	GR	—	—	—	—	50	57	—	dB	
IF AGD voltage	V13	1	TP13	VIF IN	SG6	2.85	3.15	3.45	V	
Maximum IF AGC voltage	V13H	1	TP13	—	—	4.0	4.4	—	V	
Maximum IF AGC voltage	V13L	1	TP13	VIF IN	SG7	2.2	2.4	2.6	V	
Maximum RF AGC voltage	V14H	1	TP14	VIF IN	SG2	8.0	8.7	—	V	SW13 = 2 V13 = 4V
Minimum RF AGC voltage	V14L	1	TP14	VIF IN	SG2	—	0.1	0.5	V	SW13 = 2 V13 = 1V

(V<sub>CC</sub> = 9 V, T<sub>a</sub> = 25°C, unless otherwise noted.)

Item	Symbol	Test Circuit	Test Point	Input Point	Input SG	Limits			Unit	Test Conditions Switches set to position 1 unless otherwise indicated
						Min.	Typ.	Max.		
RF AGC operation voltage	V14	1	TP14	VIF IN	SG8	86	89	92	dB $\mu$	
Capture range U	CL-U	1	TP1A	VIF IN	SG9	0.8	1.3	—	MHz	
Capture range L	CL-L	1	TP1A	VIF IN	SG9	1.4	2.0	—	MHz	
Capture range T	CL-T	1	—	—	—	2.5	3.3	—	MHz	
AFT sensitivity		1	TP19	VIF IN	SG10	20	30	70	mV/kHz	
AFT maximum voltage	V19H	1	TP19	VIF IN	SG10	7.7	8.2	—	V	
AFT minimum voltage	V19L	1	TP19	VIF IN	SG10	—	0.7	1.2	V	
AFT defeat 1	AFT def1	1	TP19	VIF IN	—	4.2	4.5	4.8	V	
Inter modulation	IM	1	TP3A	VIF IN	SG11	35	42	—	dB	SW13 = 2 V13 = variable
Differential gain	DG	1	TP3A	VIF IN	SG12	—	2	5	%	
Differential phase	DP	1	TP3A	VIF IN	SG12	—	2	5	deg	
Sync. tip level	V3 SYNC	1	TP3A	VIF IN	SG2	1.0	1.4	1.8	V	
VIF input resistor	RINV	2	TP17	—	—	—	1.2	—	k $\Omega$	
VIF input capacitance	CINV	2	TP17	—	—	—	5	—	pF	
SIF section										
AF output DC voltage	V1	1	TP11	—	—	3.5	4.4	5.3	V	
AF output	V <sub>oAF</sub>	1	TP11	SIF IN	SG16	565	790	1125	mVrms	
AF output distortion	THD AF	1	TP11	SIF IN	SG16	—	0.4	0.9	%	
Limiting sensitivity	LIM	1	TP11	SIF IN	SG17	—	42	55	dB $\mu$	
AM rejection	AMR	1	TP11	SIF IN	SG18	55	65	—	dB	
AF S/N	AF S/N	1	TP11	SIF IN	SG19	55	65	—	dB	

## Electrical Characteristics Test Method


### Video S/N

Input SG2 into VIF IN and measure the video out (Pin 3) noise in r.m.s at TP3-B through a 5 MHz (–3 dB) L.P.F.

$$S/N = 20 \log \left( \frac{0.7 \cdot V_{o \text{ det}}}{\text{NOISE}} \right) \text{ (dB)}$$

### BW Video Band Width

1. Measure the 1 MHz component level of EQ output TP3A with a spectrum analyzer when SG3 ( $f_2 = 44.75 \text{ MHz}$ ) is input into VIF IN. At that time, measure the voltage at TP13 with SW13, set to position 2, and then fix V13 at that voltage.
2. Reduce  $f_2$  and measure the value of  $(f_2 - f_0)$  when the  $(f_2 - f_0)$  component level reaches –3 dB from the 1 MHz component level as shown below.



### VIN MIN Input Sensitivity

Input SG4 ( $V_i = 90 \text{ dB}\mu$ ) into VIF IN, and then gradually reduce  $V_i$  and measure the input level when the 20 kHz component of EQ output TP3A reaches –3 dB from  $V_{o \text{ det}}$  level.

### VIN MAX Maximum Allowable Input


1. Input SG5 ( $V_i = 90 \text{ dB}\mu$ ) into VIF IN, and measure the level of the 20 kHz components of EQ output.
2. Gradually increase the  $V_i$  of SG and measure the input level when the output reaches –3 dB.

### GR AGC Control Range

$$GR = V_{IN \text{ MAX}} - V_{IN \text{ MIN}} \text{ (dB)}$$

### V18 RF AGC Operating Voltage

Input SG8 into VIF IN, and gradually reduce  $V_i$  and then measure the input level when RF AGC output TP14 reaches  $1/2 V_{CC}$ , as shown below.



### CL-U Capture Range

1. Increase the frequency of SG9 until the VCO is out of locked-oscillation.
2. Decrease the frequency of SG9 and measure the frequency  $f_U$  when the VCO locks.

$$CL-U = f_U - 45.75 \text{ (MHz)}$$

### CL-L Capture Range

1. Decrease the frequency of SG9 until the VCO is out of locked-oscillation.
2. Increase the frequency of SG9 and measure the frequency  $f_L$  when the VCO locks.


$$CL-L = 45.75 - f_L \text{ (MHz)}$$

### CL-T Capture Range

$$CL-T = CL-U + CL-L \text{ (MHz)}$$

### $\mu$ AFT Sensitivity, $V_{19H}$ AFT Maximum Voltage, $V_{19L}$ AFT Minimum Voltage

1. Input SG10 into VIF IN, and set the frequency of SG 10 so that the voltage of AFT output TP19 is 5 V. This frequency is named  $f(3)$ .
2. Set the frequency of SG10 so that the AFT output voltage is 4 V. This frequency is named  $f(2)$ .
3. In the graph, maximum and minimum DC voltage are  $V_{19H}$  and  $V_{19L}$ , respectively.



### IM Intermodulation

1. Input SG11 into VIF IN, and measure EQ output TP3A with an oscilloscope.
2. Adjust AGC filter voltage V13 so that the minimum DC level of the output waveform is 1.0 V.
3. At this time, measure, TP3A with a spectrum analyzer. The intermodulation is defined as a difference between 0.92 MHz and 3.58 MHz frequency components.

### LIM Limiting Sensitivity

1. Input SG17 ( $V_i = 90 \text{ dB}\mu$ ) into SIF input, and measure the 400 Hz component level of AF output TP11.
2. Lower the input level of SG17, and measure the level of SG17 when the VoAF level reaches  $-3 \text{ dB}$ .

### AMR AM Rejection

1. Input SG18 into SIF input, and measure the output level of AF output TP11. This level is named VAM.
2. AMR is;

$$\text{AMR} = 20 \log \left( \frac{\text{VoAF (mVrms)}}{\text{VAM (mVrms)}} \right) \quad (\text{dB})$$

### AF S/N

1. Input SG19 into SIF input, and measure the output noise level of AF output TP11. This level is named VN.
2. S/N is;

$$\text{S/N} = 20 \log \left( \frac{\text{VoAF (mVrms)}}{\text{VN (mVrms)}} \right) \quad (\text{dB})$$

## The Note in The System Setup

M52234FP has 2 power supply pins of  $V_{CC}$  (pin 7) and Vreg. OUT (pin 4). Pin 7 is for AFT output, RF AGC output circuits and 5 V regulated power supply circuit and pin 4 is for the other circuit blocks. In case M52334FP is used together with other ICs like VIF operating at more than 5 V, the same supply voltage as that of connected ICs is applied to  $V_{CC}$  and Vreg. OUT is opened. The other circuit blocks, connected to Verg. OUT are powered by internal 5 V regulated power supply.


In case the connecting ICs are operated at 5 V, 5 V is supplied to both  $V_{CC}$  and Vreg. OUT.

## Input Signal


SG No.	Signals (50 $\Omega$ Termination)
1	$f_0 = 45.75$ MHz AM 20 kHz 77.8% 90 dB $\mu$
2	$f_0 = 45.75$ MHz 90 dB $\mu$ CW
3	$f_1 = 45.75$ MHz 90 dB $\mu$ CW (Mixed signal) $f_2 =$ Frequency variable 70 dB $\mu$ CW (Mixed signal)
4	$f_0 = 45.75$ MHz AM 20 kHz 77.8% level variable
5	$f_0 = 45.75$ MHz AM 20 kHz 14.0% level variable
6	$f_0 = 45.75$ MHz 80 dB $\mu$ CW
7	$f_0 = 45.75$ MHz 110 dB $\mu$ CW
8	$f_0 = 45.75$ MHz CW level variable
9	$f_0 =$ Variable AM 20 kHz 77.8% 90dB $\mu$
10	$f_0 =$ Variable 90 dB $\mu$ CW
11	$f_1 = 45.75$ MHz 90 dB $\mu$ CW (Mixed signal) $f_2 = 42.17$ MHz 80 dB $\mu$ CW (Mixed signal) $f_3 = 41.25$ MHz 80 dB $\mu$ CW (Mixed signal)
12	$f_0 = 45.75$ MHz 87.5% TV modulation ten-step waveform Sync tip level 90 dB $\mu$
13	$f_1 = 41.25$ MHz 103 dB $\mu$ CW
14	$f_1 = 41.25$ MHz 70 dB $\mu$ CW
15	$f_1 = 45.75$ MHz 90 dB $\mu$ CW (Mixed signal) $f_2 = 41.25$ MHz 70 dB $\mu$ CW (Mixed signal)
16	$f_0 = 4.5$ MHz 90 dB $\mu$ FM 400 Hz $\pm$ 25 kHz dev
17	$f_0 = 4.5$ MHz FM 400 Hz $\pm$ 25 kHz dev level variable
18	$f_0 = 4.5$ MHz 90 dB $\mu$ AM400Hz 30%
19	$f_0 = 4.5$ MHz 90 dB $\mu$ CW




Test Circuit




## Typical Characteristics



Application Example 1




Application Example 2




## Pin Description


### Pin 1 (EQ OUT)




### Pin 2 (APC FILTER)



### Pin 3 (EQ IN)



### Pin 4 (Vreg. OUT)



**Pin 5, Pin 6 (VCO COIL)**

Connecting a tuning coil and capacitor to these pins enables an oscillation. The tuning capacitor of about 30 pF is recommended. The oscillation frequency is tuned in  $f_0$ . In the actual adjustment, the coil is tuned so that the AFT voltage is reached to  $V_{CC}/2$  with  $f_0$  as an input. The printed pattern around these pins should be designed carefully to prevent an pull-in error of VCO, caused by the leakage interference from the large signal level oscillator to adjacent pins. The interconnection should be designed as short as possible. In case the printed pattern has the interference problem, a capacitor of about 1 pF is connected between pin 5 or 6 and GND so as to cancel the interference and keep enough pull-in range even in a weak electric field.

**Pin 7 (V<sub>CC</sub>)**

The recommended supply voltage is 5 V or 9 to 12 V. In the case of 5 V supply, it should be tied to pin 17. In the case of 9 to 12 V supply, a regulated output of 5 V are available in pin 17.

**Pin 8 (VIDEO OUT)**

An output amplitude is positive 2 V<sub>P,P</sub> in the case of 87.5% video modulation.

Internal driving current: 2 mA

**Pin 9 (SIF GND)**

It is ground (GND) for the SIF.

**Pin 10 (LIMITER IN)**

Terminal voltage: 2.2 V

The input impedance is 2 kΩ.

**Pin 11 (AUDIO OUT)**

Internal driving current: 1 mA

The FM detector can respond to the 4.5 MHz intercarrier signal without an adjustment and external components by adopting the PLL technique. The output DC voltages of 4.4 V<sub>O-P</sub> and 2.4 V<sub>O-P</sub> are in the V<sub>CC</sub> of 9 V and 5 V, respectively. Since its output frequency is more than 100 kHz in no loading condition, it can also respond to the multi audio broadcasting.

**Pin 12 (NFB)**

Terminal voltage: 3.0 V

The frequency response of the audio output is set by the external capacitor of pin 12.


Connecting series resistor to the capacitor above, can reduce an audio output amplitude.

**Pin 13 (IF AGC FILTER)**


In spite of the 1-pin filter configuration, 2-pin filter characteristics are available by utilizing the dynamic AGC circuit.

**Pin 14 (RF AGC OUT)**

The maximum outflow current is 0.2 mA.  
The maximum inflow current is 0.2 mA.




A current mode output is available in the reverse AGC operation.




Note: Connecting a nonpolarity capacitor of 1 F between pin 14 and pin 18 improves AGC operating speed.  
In that case, the capacitors between pin 14/pin 18 and ground should be removed.

**Pin 15 (GND)**




It is GND pin except for SIF.

**Pin 16, Pin 17 (VIF IN)**



It should be designed considering careful impedance matching with the SAW filter.

**Pin 18 (RF AGC DELAY)**




An applied voltage to the pin 18 is for changing a RF AGC delay point.

In the 3-in-1 type application, the regulated output from the regulator is suitable for a power supply ( $V_{CC}$ ) to it, because there may be difference between the tuner and main board supply.

TV tuner, VIF demodulator and RF modulator are together in one package.




**Pin 19 (AFT OUT)**



Since an AFT output is provided by a high impedance source, the detection sensitivity can be set by an external resistor.


The muting operation will be on in following two cases;

- 1) the APC is out of locking,
- 2) the video output becomes small enough in a weak electric field.




note: In the case of 5 V supply, it should be considered that the maximum AFT and RF AGC output are less than 4.2 V and 4.7 V, respectively.

**Pin 20 (EQ F/B)**




Both the external coil and capacitor determine the frequency response of EQ output.

The series connected resistor is for damping.



Package Dimensions



## Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.  
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

#### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

#### Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.  
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

#### Renesas Technology (Shanghai) Co., Ltd.

Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120  
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

#### Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2730-6071

#### Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

#### Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001

#### Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea  
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

#### Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia  
Tel: <603> 7955-9390, Fax: <603> 7955-9510