

# M5243BFP

## 3-element 2-ch Graphic Equalizer IC

REJ03F0082-0100Z

Rev.1.0

Sep.22.2003

### Description

This 2-ch, 3-element graphic equalizer IC is ideal for Hi-Fi audio devices, and features three transistor-type resonance circuits and an output operating amp that handles two channels built into it. It is designed for use in radio cassette players, car stereos, portable stereos and other devices.


### Features

- Two-channel (stereo) processing is possible with single IC.
- An internal reference voltage circuit eliminates the need for a large-volume capacitor and makes it possible to use fewer components.
- The Gv can be varied using an external resistor.
- Low noise .....  $V_{NO\ FLAT} = 4\ \mu V_{rms}$  (standard)
- Low distortion ..... THD = 0.004% (standard)  
(@f = 1 kHz, FLAT)


### Recommended Operating Conditions

Rated power dissipation : 550 mW (FP)


### System Configuration



Block Diagram




Pin Configuration



## Absolute Maximum Ratings

(Unless otherwise noted,  $T_a = 25^\circ\text{C}$ )

Symbol	Item	Conditions	Rated values	Unit
$V_{CC}$	Power supply voltage		16	V
$I_{LP}$	Current load		30	mA
$P_d$	Internal power dissipation		550	mW
$T_{opr}$	Ambient operating temperature		-20 to +75	$^\circ\text{C}$
$T_{stg}$	Storage temperature		-55 to +125	$^\circ\text{C}$




## Electrical Characteristics

(Unless otherwise noted, Ta = 25°C)

Symbol	Item	Measurement conditions	f (Hz)	Limits			Unit	
				Min.	Typ.	Max.		
I <sub>CC</sub>	Circuit current		—	9.0	12.5	16.0	mA	
G <sub>V</sub> (FLAT)	Voltage gain	Flat	V <sub>1</sub> = -10dBm	1k	-2.0	-0.5	1.0	dB
G <sub>V</sub> (BOOST)		Boost	V <sub>1</sub> = -10dBm V <sub>i</sub> = 0 dBm R <sub>g</sub> = 4.7k	100	10.0	12.0	14.0	
G <sub>V</sub> (CUT)	Cut			1k	10.0	12.0	14.0	
				10k	10.0	12.0	14.0	
				100	-14.0	-12.0	-10.0	
				1k	-14.0	-12.0	-10.0	
				10k	-10.0	-12.0	-10.0	
THD	Total harmonic distortion	V <sub>i</sub> = 1Vms All FLAT	1k	—	0.003	0.1	%	
V <sub>OM</sub>	Maximum out put voltage	THD = 0.1% All FLAT	1k	1.5	1.9	—	V <sub>rms</sub>	
C.C	Channel separation	V <sub>1</sub> = -10 dBm All FLAT	1k	60	75	—	dB	
H.R	Hum rejection	V <sub>1</sub> = -10 dBm All FLAT	120	55	65	—	dB	
V <sub>NO</sub>	Output noise voltage	All FLAT BW: 10 Hz to 30 kHz	—	—	3.5	15	μV <sub>rms</sub>	
V <sub>M</sub>	Midpoint potential		—	3.5	4.5	5.5	V	


Test Circuit



## Switch matrices


Item			RSW 1	RSW 2	SW 1	SW 2	SW 3-1	SW 4-1	SW 2-2	SW 3-2	SW 4-2	SW 5	SW 6	SW 7	Remarks	
Circuit current $I_{cc}$			–	1 or 2	–	–	–	–	–	–	–	–	OFF	OFF		
Voltage gain	Gv (FLAT)	ch1	1	1	ON	2	2	2	–	–	–	ch1	ON	OFF		
		ch2	2	2	ON	–	–	–	2	2	2	ch2	ON	OFF		
	Gv (BOOST)	1	100 Hz	1	1	ON	1	2	2	–	–	–	ch1	ON	OFF	
			1 Hz	1	1	ON	2	1	2	–	–	–	ch1	ON	OFF	
			10 Hz	1	1	ON	2	2	1	–	–	–	ch1	ON	OFF	
		ch	100 Hz	2	2	ON	–	–	–	1	2	2	ch2	ON	OFF	
			1 Hz	2	2	ON	–	–	–	2	1	2	ch2	ON	OFF	
			10 Hz	2	2	ON	–	–	–	2	2	1	ch2	ON	OFF	
	Gv (CUT)	1	100 Hz	1	1	ON	3	2	2	–	–	–	ch1	ON	OFF	
			1 Hz	1	1	ON	2	3	2	–	–	–	ch1	ON	OFF	
			10 Hz	1	1	ON	2	2	3	–	–	–	ch1	ON	OFF	
		ch	100 Hz	2	2	ON	–	–	–	3	2	2	ch2	ON	OFF	
			1 Hz	2	2	ON	–	–	–	2	3	2	ch2	ON	OFF	
			10 Hz	2	2	ON	–	–	–	2	2	3	ch2	ON	OFF	
	Maximum output voltage $V_{OM}$	ch1	1	1	ON	2	2	2	–	–	–	ch1	ON	OFF		
ch2		2	2	ON	–	–	–	2	2	2	ch2	ON	OFF			
Total harmonic distortion THD (FLAT)	ch1	1	1	ON	2	2	2	–	–	–	ch1	ON	OFF	BOOST: Set SW2- SW4 to 1.CUT: SW4 to 3.		
	ch2	2	2	ON	–	–	–	2	2	2	ch2	ON	OFF			
Output noise voltage $V_{No}$ (FLAT)	ch1	5	1	OFF	2	2	2	–	–	–	ch1	ON	OFF			
	ch2	5	2	OFF	–	–	–	2	2	2	ch2	ON	OFF			
Channel separation CS	ch1	3	1	ON	2	2	2	–	–	–	ch1	ON	OFF			
	ch2	4	2	ON	–	–	–	2	2	2	ch2	ON	OFF			
Hum rejection HR	ch1	5	1	OFF	2	2	2	–	–	–	ch1	ON	ON			
	ch2	5	2	OFF	–	–	–	2	2	2	ch2	ON	ON			
Midpoint potential $V_M$	ch1	6	3	OFF	–	–	–	–	–	–	ch1	ON	OFF			
	ch2	6	3	OFF	–	–	–	–	–	–	ch2	ON	OFF			

Typical Characteristics




Application Example

1. 3-Element graphic equalizer (Dual channel)






2. Simplicity 4-element graphic equalizer (Dual channel)



RESONANCE FREQUENCY  $f_0 = 1/2 \pi \sqrt{C_1 \cdot C_2 \cdot R_1 \cdot R_2}$  (Hz)

$Q \approx \sqrt{C_1 \cdot R_2 / C_2 \cdot R_1} \approx 1.0$

Units Resistance :  $\Omega$   
Capacitance : F









Package Dimensions

**20P2N-A**

(MMP)

**Plastic 20pin 300mil SOP**

EIAJ Package Code SOP20-P-300-1.27	JEDEC Code -	Weight(g) 0.26	Lead Material Cu Alloy
---------------------------------------	-----------------	-------------------	---------------------------



Recommended Mount Pad

Symbol	Dimension in Millimeters		
	Min	Nom	Max
A	-	-	2.1
A1	0	0.1	0.2
A2	-	1.8	-
b	0.35	0.4	0.5
c	0.18	0.2	0.25
D	12.5	12.6	12.7
E	5.2	5.3	5.4
e	-	1.27	-
HE	7.5	7.8	8.1
L	0.4	0.6	0.8
L1	-	1.25	-
Z	-	0.585	-
Z1	-	-	0.735
x	-	-	0.25
y	-	-	0.1
$\theta$	0°	-	8°
b2	-	0.76	-
e1	-	7.62	-
l2	1.27	-	-

## RENESAS Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.  
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.  
The information described here may contain technical inaccuracies or typographical errors.  
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.  
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.  
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



### RENESAS SALES OFFICES

<http://www.renesas.com>

**Renesas Technology America, Inc.**  
450 Holger Way, San Jose, CA 95134-1368, U.S.A  
Tel: <1> (408) 382-7500 Fax: <1> (408) 382-7501

**Renesas Technology Europe Limited.**  
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, United Kingdom  
Tel: <44> (1628) 585 100, Fax: <44> (1628) 585 900

**Renesas Technology Europe GmbH**  
Dornacher Str. 3, D-85622 Feldkirchen, Germany  
Tel: <49> (89) 380 70 0, Fax: <49> (89) 929 30 11

**Renesas Technology Hong Kong Ltd.**  
7/F., North Tower, World Finance Centre, Harbour City, Canton Road, Hong Kong  
Tel: <852> 2265-6688, Fax: <852> 2375-6836

**Renesas Technology Taiwan Co., Ltd.**  
FL 10, #99, Fu-Hsing N. Rd., Taipei, Taiwan  
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

**Renesas Technology (Shanghai) Co., Ltd.**  
26/F., Ruijin Building, No.205 Maoming Road (S), Shanghai 200020, China  
Tel: <86> (21) 6472-1001, Fax: <86> (21) 6415-2952

**Renesas Technology Singapore Pte. Ltd.**  
1, Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632  
Tel: <65> 6213-0200, Fax: <65> 6278-8001