Am9112

256 x 4 Static RAM

DISTINCTIVE CHARACTERISTICS

- Low operating power dissipation
 - 125 mW typ.; 290 mW maximum standard power 100 mW typ.; 175 mW maximum — low power
- High noise immunity full 400 mV
- Uniform switching characteristics access times insensitive to supply variations, address patterns and data patterns
- Bus-oriented I/O data
- Zero address, setup and hold times guaranteed for simpler timing
- Direct plug-in replacement for 2112 type devices

GENERAL DESCRIPTION

The Am9112/Am91L12 series of products are high-performance, low-power, 1024-bit, static read/write randomaccess memories. They offer a range of speeds and power dissipations including versions as fast as 200 ns and as low as 100 mW typical.


Each memory is implemented as 256 words by 4 bits per word. This organization allows efficient design of small memory systems and permits finer resolution of incremental memory word size relative to 1024 by 1 devices. The output and input data signals are internally bussed together and share 4 common I/O pins. This feature keeps the package size small and provides a simplified interface to bus-oriented systems.

The Am9112/Am91L12 memories may be operated in a DC standby mode for reductions of as much as 84% of the normal operating power dissipation. Though the memory cannot be operated, data can be retained in the storage cells with a power supply as low as 1.5 volts. The Am91L12 versions offer reduced power during normal operating

conditions as well as even lower dissipation in standby mode.


The eight Address inputs are decoded to select 1 of 256 locations within the memory. The Chip Enable input acts as a high-order address in multiple chip systems. It also controls the write amplifier and the output buffers in conjunction with the Write Enable input. When \overrightarrow{CE} is LOW and \overrightarrow{WE} is HIGH, the write amplifiers are disabled, the output buffers are enabled, and the memory will execute a read cycle. When \overrightarrow{CE} is LOW and \overrightarrow{WE} is LOW, the write amplifiers are disabled, and the memory will execute a write cycle. When \overrightarrow{CE} is HIGH, the output buffers are disabled, and the memory will execute a amplifiers are disabled.


These memories are fully static and require no refresh operations or sense amplifiers or clocks. All input and output voltage levels are identical to standard TTL specifications, including the power supply.




This Material Copyrighted By Its Respective Manufacturer


Am9112







4



A₀ – A₇ Addresses (Input)

The 8-bit field presented at the address inputs selects one of the 256 memory locations to be read from — or written into — via the Data Input/Output lines.

I/O1-I/O4 Data Input/Output Lines (Input/Output)

If WE is LOW, the data represented on the Data I/O lines can be written into the selected memory location. If WE is

FUNCTIONAL DESCRIPTION

Applications

These memory products provide all of the advantages of AMD's other static N-channel memory circuits: +5 only power supply, all TTL interface, no clocks, no sensing, no refreshing, military temperature range available, low-power versions available, high speed, high output drive, etc. In addition, the Am9112 series features a 256 x 4 organization with common pins used for both Data In and Data Out signals.

This bussed I/O approach keeps the package pin count low, allowing the design of higher density memory systems. It also provides a direct interface to bus-oriented systems, eliminating bussing logic that could otherwise be required. Most microprocessor systems, for example, transfer information on a bidirectional data bus. The Am9112 memories can connect directly to such a processor since the common I/O pins act as a bidirectional data bus.

If the chip is enabled (\overline{CE} LOW) and the memory is in the Read state (\overline{WE} HIGH), the output buffers will be turned on and will be driving data on the I/O bus lines. If the external system tries to drive the bus with data, there may be contention for control of the data lines and large current surges can result. Since the condition can occur at the beginning of a write cycle, it is important that incoming data to be written not be entered until the output buffers have been turned off.

HIGH, the Data I/O lines represent the data read from the selected memory location.

CE Chip Enable (Input, Active LOW)

Read and Write cycles can be executed only when \overline{CE} is LOW.

WE Write Enable (Input, Active LOW) Data is written into the memory if WE is LOW and read from

the memory if WE is HIGH.

These operational suggestions for write cycles may be of some help for memory system designs:

- 1. For systems where \overline{CE} is always LOW or is derived directly from addresses and so is LOW for the whole cycle, make sure two is at least t_{DW} + t_{DF} and delay the input data until t_{DF} following the falling edge of \overline{WE} . With zero address set-up and hold times, it will often be convenient to make \overline{WE} a cycle-width level (t_{WP} = t_{WC}) so that the only subcycle timing required is the delay of the input data.
- For systems where CE is HIGH for at least t_{DF} preceeding the falling edge of WE, t_{WP} may assume the minimum specified value. When CE is HIGH for t_{DF} before the start of the cycle, then no other subcycle timing is required and WE and data-in may be cyclewidth levels.
- 3. Notice that because both CE and WE must be LOW to cause a write to take place, either signal can be used to determine the effective write pulse. Thus, WE could be a level with CE becoming the write timing signal. In such a case, the data set-up and hold times are specified with respect to the rising edge of CE. The value of the data set-up time remains the same and the value of the data hold time should change to a minimum of 25 ns.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Storage Temperature-65 to +150°C Ambient Temperature with

Power Applied	55	to	+ 125	°C
Supply Voltage0.5	V	to	+7.0	V
DC Voltage Applied to Outputs0.5	V	to	+7.0	V
DC Layout Voltage0.5	V	to	+7.0	۷
Power Description	•••		1.0	W
DC Output Current	•••	. .	20 n	nA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES (Note 2)

Commercial (C) Devices	
Temperature	0 to +70°C
Supply Voltage	+ 4.75 V to + 5.25 V
Military (M) Devices*	

Temperature	– 55 to + 125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

*Military product 100% tested at $T_C = +25^{\circ}C$, $+125^{\circ}C$, and $-55^{\circ}C$.

DC CHARACTERISTICS over operating range unless otherwise specified*

				C Devices		M Devices		}			
Parameter Symbol			8	Min.	Max.	Min.	Max.	Unit			
VoH	Output HIGH Voltage	V _{CC} = Min., I _{OH} =	-200 μA		2.4		2.2		V		
VOL	Output LOW Voltage	V _{CC} = Min., I _{OL} = :	3.2 mA			0.4		0.4	V		
VIH	Input HIGH Voltage				2.0	Vcc	2.0	Vcc	V		
VIL	Input LOW Voltage				-0.5	0.8	-0.5	0.8	V		
- <u>IL</u>	Input Load Current	V _{CC} = Max., 0 V ≤	<vin <v<sub="">CC</vin>			10		10	μA		
· Li			Vo = Vcc			5		10	μA		
lio	I/O Leakage Current	V=CE = V _{IH}	$V_0 = 0.4 V$	5		-10		-10	μ		
				9112A/B		50		50	5		
			$T_A = 25^{\circ}C$ $T_A = 0^{\circ}C$ (Note 3)	9112C/D/E		55		55			
				91L12A/B		31		31			
				91L12C/D/E		34		34			
				9112A/B		55					
		Data Out Open		9112C/D/E		60	_				
lcc	Power Supply Current	V _{CC} = Max. VIN = V _{CC}		(Note 3)	(Note 3)	91L12A/B		33] ''''
									91L12C/D/E		36
				9112A/B				60	7		
				9112C/D/E			<u> </u>	65	1		
			T _A = -55°C	91L12A/B				37]		
			91L12C/D/E	1	1		40	1			
CIN	Input Capacitance	$V_{IN} = 0 V, T_A = 2$	5°C, f = 1 MHz (Note 3)		9		9			
	Output Capacitance	$V_0 = 0 V, T_A = 25^{\circ}C, f = 1 MHz (Note 3)$				12	1	11	- pf		

Notes: See notes following Switching Characteristics table.


STANDBY OPERATING CONDITIONS over temperature range unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions		Min.	Тур.	Max.	Unite	
VPD	V _{CC} in Standby Mode		1.5					
			N. AEM	Am91L12		11	25	
		T _A = 0°C	$V_{PD} = 1.5 V$	Am9112		13	31	mA
		All Inputs = VPD		Am91L12		13	31	
				Am9112		17	41	
IPD	ICC in Standby Mode	$V_{PD} = 1.5 V$ $T_A = -55^{\circ}C$ All inputs = V_{PD}			11	28		
			VPD = 1.5 V	Am9112		13	34	mA
			All inputs = VPD	Am91L12		13	34	
				Am9112		17	46	1
dv/dt	Rate of Change of V _{CC}			· · · · · · · · · · · · · · · · · · ·			1.0	V/μ
te	Standby Recovery Time				^t RC			ns
tCP	Chip Deselect Time				0			ns
VCES	CE Bias in Standby				VPD			Volt

Power-Down Standby Operation

The Am9112/Am91L12 Family is designed to maintain storage in a standby mode. The standby mode is entered by lowering V_{CC} to around 1.5 - 2.0 volts (see table and graph). When the voltage to the device is reduced, the storage cells are isolated from the data lines, so their contents will not change. The standby mode may be used by a battery operated backup power supply system, or, in a large system, memory pages not being accessed can be placed in standby to save power. A standby recovery time must elapse following restoration of normal power before the memory may be accessed.


To ensure that the output of the device is in a high-impedance OFF state during standby, the chip select should be held at V_{IH} or V_{CES} during the entire standby cycle.



4-195

This Material Copyrighted By Its Respective Manufacturer

4



This Material Copyrighted By Its Respective Manufacturer

GROUP A SUBGROUP TESTING

DC CHARACTERISTICS

Parameter Symbol	Subgroups
Voн	1, 2, 3
VOL	1, 2, 3
VIH	1, 2, 3
VIL	1, 2, 3
iLi	1, 2, 3
ILO	1, 2, 3
lcc	1, 2, 3
V _{PD}	1, 2, 3
IPD .	1, 2, 3

SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups
1	tRC	7, 8, 9, 10, 11
2	tA	7, 8, 9, 10, 11
3	tco	7, 8, 9, 10, 11
4	tон	7, 8, 9, 10, 11
5	tDF	7, 8, 9, 10, 11
6	twc	7, 8, 9, 10, 11
7	tAW	7, 8, 9, 10, 11
8	twr	7, 8, 9, 10, 11
9	twp	7, 8, 9, 10, 11
10	tcw	7, 8, 9, 10, 11
11	tDW	7, 8, 9, 10, 11
12	^t DH	7, 8, 9, 10, 11

MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.