

FS450, FS451 i-Net TV Interface Video Processor

Features

- Flexible clock, data, and electrical interfaces allows glue-less digital interface to Intel 82810, National Geode and most other graphic controller chips ("GCC")
- Capable of operating as clock master, pseudo-master, and slave and supports both single and differential master clocks
- Programmable 2D scaling †
 - Variable horizontal up and down scale
 - Variable vertical downscale
 - Output format can be tuned to the exact dimensions of the TV
- Advanced 2-D flicker filter †
- Supports Multiple Progressive Input Resolutions
 - 640x480 to 1024x768
- Multiple Output Standards
- NTSC, NTSC-EIAJ, PAL-B/D/G/H/I/M/N
- Composite, S-Video, RGB SCART
- Composite Y-Notch and C-Bandpass Filters
- Genlock the GCC and incoming Video
 - Provides the pixel clock to the GCC generated from a single 27MHz clock
- Provides frame synchronization output signal for other video components
- CCIR 656 outputs
- CCIR 656 input to the encoder
- 10-bit output D/A converters
- Macrovision 7 compliant (FS451 only)
- I²C[‡] compatible port controls
- High level programming interface
- 100 pin PQFP package
- 3.3V operation

†Note: Covered under US Patent # 5,862,268 and/or patents pending.

[‡]Note: $^{\circ}$ C is a registered trademark of Philips Corporation. The FS450 SIO bus is similar but not identical to Philips $^{\circ}$ C bus

Description

The i-Net TV FS450 is a fourth generation video scan converter. It accepts many input resolutions, rates and formats and converts them to NTSC or PAL standards compliant with SMPTE-170M and CCIR-656 standards. The chip

has a programmable down scaler to fit the incoming resolution to the output display format. The CCIR 656 ports allow external interface to other video chips. The sync control block generates frame reset for genlocking other video components. Required external components are minimal: a single 27 MHz oscillator or crystal and passive parts.

Digital progressive RGB inputs are downscaled or upscaled to the CCIR-656 horizontal pixel count and converted to the 656 format. Vertical scaling and flicker filtering are done in 656 format.

The Flicker Filter is an advanced 2 dimensional filter that enhances text quality. Flicker Filter and Sharpness parameters are programmable.

A digital video encoder that generates analog Y/C and Composite Video outputs is part of the FS450. For the composite output in NTSC, Y-Notch and C-Bandpass filters are available. For RGB and YUV outputs, the encoder may be bypassed via a YUV to RGB transcoder for SCART compatible video.

Scaling and clock parameters are automatically programmed by the driver, so the system remains genlocked with resolution changes. The input parameters to the automatic scaling are TV viewable area, PAL or NTSC, and the GCC CRT Control Registers' settings.

The FS451's encoder incorporates Macrovision 7 anti-copy protection technology.

All parameters can be read and written via the I²C compatible serial port.

Power is derived from +3.3V digital and analog supplies. The package is 100-lead Quad Flat Pack (PQFP).

Applications

- Internet Set Top Boxes
- PC video out (TV Ready PCs)
- Cable/DVD Player Set Top Boxes
- Web Appliances
- Information Appliances
- Video Kiosks

Typical System Architectural Block Diagram




Figure 1: Typical System Block Diagram

1. Table of Contents, Figures & Tables

1.		f Contents, Figures & Tables	3	6.2.	19 Chroma Phase, Miscellaneous	
2.		ctural Overview	5		45	
		llators and PLLs		6.2.2		
		al Control Port			and 47	
		Control		6.2.2		
		and Output Frame Formats			(49)	
		r Space Converter and Scaler		6.2.2	` , ;	
		er Filter			Amplitude (4B)	40
		oder		6.2.2	• • • • • • • • • • • • • • • • • • • •	
	2.8 YUV	to RGB Converter	7		Miscellaneous Bits Register 4D	0 . 41
3.	Typical	System Configurations	8	6.2.2	24 Black Level (4E)	41
	3.1 GCC	⇒ TV Output Only	8	6.2.2	25 Blank Level (50)	42
	3.2 GCC	or DVD Output Switched \Rightarrow TV.	9	6.2.2	26 Number of Lines (57-58)	42
	3.3 Multi	ple Digital Video Sources Blende	d	6.2.2	27 White Level (5E)	43
	$\Rightarrow T$	/	10	6.2.2	28 Cb Color Saturation (60)	43
4.	Pin Ass	signments	11	6.2.2	29 Cr Color Saturation (62)	43
	4.1 FS45	50 ⇔ GCC Pin Mapping	12	6.2.3	30 Tint (65)	44
5.		scriptions	13	6.2.3		
6.	Control	Register Definitions	16	6.2.3		
	6.1 Cont	rol Register Map	16	6.2.3	33 Active Video Line (71-72), First	
		rol Register Definitions			Video Line (73)	
	6.2.1	IHO - Input Horizontal Offset	20	6.2.3	34 Miscellaneous Bits 74, Sync Le	evel
	6.2.2	IVO - Input Vertical Offset			(75)	
	6.2.3	IHW - Input Horizontal Width	21	6.2.3	• •	
	6.2.4	VSC - Vertical Scaling Coefficie		6.2.3	, ,	
	6.2.5	HDSC, HUSC – Horizontal			Soft Reset, Encoder Version	
		Down/Up Scaling Coefficients	22	6.2.3		
	6.2.6	CR - Command Register			82), WSS Data F1(83-85)	•
	6.2.7	SP - Status Port		6.2.3	, , ,	
	6.2.8	NCON - Numerator of NCO Wor			Line Number Field 1 (89)	
	6.2.9	NCOD - Denominator of NCO V		6.2.3	• ,	
					Level, Misc. Bits Reg. 8D (8A-8	
	6.2.10	APO, ALO, AFO - Auxiliary Pix	el.	7. Design	gn and Layout Considerations	52
		Line, and Field Offsets			xel Phase Lock Loop	52
	6.2.11	HSOUTWID, HSOUTST,			deo Output Filters	
		HSOUTEND - HSync Out Width	٦,		nalog Power Supply Bypassing,	
		Starting and Ending Edge			tering, and Isolation	52
	6.2.12	SHP, FLK - Sharpness and Flic			ower and Ground	
		Filter			terfacing to the FS450 in a Mixed	
	6.2.13	REV - Revision Number			oltage Environment	53
	6.2.14			7.5.	_	
		Register			ifications	55
	6.2.15	FIFOL, FIFOH - FIFO Status Po		•	solute Maximum and Recommend	ed
		Full/Empty			atings	
	6.2.16	FFO_LAT - FIFO Latency			ectrical Characteristics	
	6.2.17	-			vitching Characteristics	
		VSOUTEND - VSync Out Width	٦.		nanical Dimensions	58
		Starting and Ending Edge			0-Lead PQFP (KH) Package	
	6.2.18				sion History	59
		Frequency			r Information	59

Figure 1: Typical System Block Diagram	2
Figure 2: FS450 Functional Block Diagram	
Figure 3: GCC Frame Format	6
Figure 4: CCIR 601/656 Field Format	7
Figure 5: GCC ⇒ TV Output Only	8
Figure 6: GCC or DVD output switched ⇒ TV	9
Figure 7: Multiple digital video sources blended	
⇒ TV	10
Figure 8: CCIR 656 Timing Block Diagram	30
Figure 9: Auxiliary NTSC Reference Signals	31
Figure 10: Auxiliary PAL Reference Signals	31
Figure 11. SIO Translation Using Long-tail	
Resistors D1 = 1N4148	53
Figure 12. SIO Translation Using Current Mirrors	
D1 = 1N4148, Q1 = 2N3906, Q2 = 2N3904	54
Figure 13: Package Outline & Dimensions	58

rable i.	F545X Pin Assignments	
Table 2:	FS450 to GCC Pin Mapping	12
Table 3:	SAV and EAV Control Words	24
Table 4:	GCC Port Mapping (UIM_MOD)	24
Table 5:	NCO_LOAD Control Bits	34
Table 6:	NOTCH_FRQ Values	50
Table 7:	Typical Register Values for Various	
Sta	ndards	5′

2. Architectural Overview

The FS450 i-Net TV Video Interface Processor provides NTSC or PAL TV out for Intel's 82810 Video Co-processor and many other 3D graphic controller ("GCC") chips. It accepts digital RGB in, converts it to CCIR 656 digital video, provides interfaces to external 656 digital DVD systems, windowing hardware, alpha blenders, et al and outputs very high quality RGB, YUV, S-Video, or Composite Video. The chip consists of the following major sections:

- · Oscillators and PLLs
- Serial Control Port
- Sync Control
- Input and Output Frame Formats

- Color Space Converter & Scaler
- Flicker Filter
- Encoder
- YUV to RGB Converter




Figure 2: FS450 Functional Block Diagram

2.1 Oscillators and PLLs

The FS450 synthesizes a 27 to 85 MHz clock off of the 27 MHz Television clock and supplies this clock (VGA_CKOUT) to the GCC. This clock is buffered and returned to the FS450 (VGA_CKIN) synchronous to the RGB data and Sync information. This clock has a 1½ Hz resolution and must be adjusted so the GCC scaled input data rate exactly matches the CCIR 656 data output rate.

The VG_CKOUT Phase Lock Loop (PLL) synthesizer uses Numerically Controlled Oscillator (NCO) to fine adjust the 27MHz oscillator to a clock precisely matched to the digital RGB data coming from the GCC. Additionally, the PLL itself can be controlled by programming the numerator (M) and denominator (N) of the PLL itself. The combination of the PLL synthesizer and NCO are used to precisely match the input to the output.

2.2 Serial Control Port

FS450 setup is programmed by registers that are accessible via the I²C[‡] compatible serial port (SIO). Status and Revision ID can also be read from the registers.

[‡]Note: I²C is a registered trademark of Philips Corporation. The FS450 SIO bus is similar but not identical to Philips I²C bus.

2.3 Sync Control

The FS450 operates in a slave mode, pseudo-master mode or full master mode. In pseudo-master mode, the GCC graphic controller derives the VGA pixel clock, horizontal sync, and vertical sync from VGA_CLKOUT supplied by the FS450. The syncs are used inside the FS450 to capture the computer video and are regenerated to supply to external devices such as genlocked video from a DVD player or tuner. In full master mode, the FS450 supplies to the GCC horizontal and vertical sync in addition to the VGA pixel clock.

2.4 Input and Output Frame Formats

The FS450 does not contain a frame memory. Therefore, the FS450 output frame rate must be synchronous to the input frame rate. To accomplish this, the active video portion in the output stream must overlay the corresponding active video time in the input stream. Several registers on the FS450 control this timing as illustrated in the following figures:

	VGA_H	ISYNC IHO		В	
VGA_VSYNC			Α		IHO + IHW
IVO	Blank	Blank	Blank	Blank	Blank
С	Blank	Black	Black	Black	Blank
D	Blank	Black	Active Video	Black	Blank
IVO + IVW	Blank	Black	Black	Black	Blank
	Blank	Blank	Blank	Blank	Blank

Figure 3: GCC Frame Format

IHO = OHO / Hscale IVO = OVO / Vscale IHW = OHW / Hscale IVW = OVW / Vscale

The output frame timing is determined by the CCIR601 and 656 specifications. Input parameters IHO, IVO, and IHW must be set correctly so that when the image is scaled to the 656 output frame, the timing requirements are met. Parameters A, B, C, and D are determined by the amount of underscan the user wants on the target television screen.

	656_H	SYNC OHO		B ^	
656_VSYNC			A^		OHO + OHW
OVO	Blank	Blank	Blank	Blank	
C^	Blank	Black	Black	Black	
D^	Blank	Black	Active Video	Black	
OVO + OVW	Blank	Black	Black	Black	
	Blank	Blank	Blank	Blank	

Figure 4: CCIR 601/656 Field Format

OHO = 139 NTSC, 145 PAL OVO = 20 NTSC, 23 PAL OHW = 720 OVW = 487 NTSC, 576 PAL

2.5 Color Space Converter and Scaler

The digital RGB from the GCC is horizontally compressed, stored into a line buffer cache. As the data is pulled from the line buffer cache, it is converted to 656 YUV and compressed vertically.

2.6 Flicker Filter

The FS450 flicker filter provides significantly more control over the display characteristics than a typical 3 line average flicker filter. The FS450's flicker filter consists of both horizontal (Sharpness) and vertical (Flicker) controls. Thus, it is called a 2D flicker filter. Both the Sharpness and Flicker registers can be programmed over a wide range to allow the user to tradeoff flicker and sharpness for readability and reduced eye fatigue.

2.7 Encoder

The FS450 contains a high quality 2x oversampled video encoder. The 656 luma information is up-sampled from 13.5 MHz sample rate to 27 MHz with a 19 tap filter which offers excellent flatness to 6MHz and 50 dB image aliasing suppression. Chrominance information is up-sampled from 6.75MHz sample rate to 27 MHz with four user selectable bandwidths. The encoder has programmable width and frequency luma notch filter.

The encoder subcarrier is programmable in frequency and phase and with the independence of color format, vsync, and number of lines allows for the support of the many video standards, including all South American variations. The FS450 video encoder outputs NTSC M, J and PAL B, D, G, H, I, M, N, Combination N formats with 10 bits of resolution. Both Composite and S-Video outputs are available simultaneously.

2.8 YUV to RGB Converter

As an alternative to encoded PAL or NTSC, the user may select analog RGB outputs. Each channel of RGB has 10 bits of resolution.

3. Typical System Configurations

There are 3 "typical" system configurations envisioned for the FS450:

- 1) GCC \Rightarrow TV output only;
- 2) GCC or DVD output switched \Rightarrow TV;
- 3) Multiple digital video sources blended \Rightarrow TV.

3.1 GCC P TV Output Only




Figure 5: GCC P TV Output Only

3.2 GCC or DVD Output Switched P TV




Figure 6: GCC or DVD output switched P TV

3.3 Multiple Digital Video Sources Blended P TV





Figure 7: Multiple digital video sources blended P TV

4. Pin Assignments



Pin	Name	Pin	Name	Pin	Name	Pin	Name
1. R	TV_CKIN	31. P	VGA_CKOUT	51. R	P ₂	81. O	V656_OUT ₄
2. O	XTAL	32. R	V _{SS}	52. R	P ₃	82. R	V_{DD}
3. R	V _{DDOSC}	33. R	V_{DD}	53. R	P ₄	83. O	V656_OUT ₅
4. R	V _{ssosc}	34. O	Reserved (open)	54. R	P ₅	84. O	V656_OUT ₆
5. G	Reserved (GND)	35. O	Reserved (open)	55. R	GTL_REF	85. O	V656_OUT ₇
6. N	Reserved (open)	36. S	E₅	56. R	V_{DD}	86. R	V _{SS}
7. R	V _{SSDA}	37. O	E ₄	57. R	P ₆	87. S	FIELD_IN
8. R	V_{REF}	38. R	V _{SS}	58. R	P ₇	88. S	VBNK_IN
9. R	R _{REF}	39. O	VGA_CKOUTTL	59. R	P ₈	89. S	HBNK_IN
10. R	V_{DDDA}	40. O	E_3	60. R	P_9	90. R	V_{DD}
11. R	C _{BYPASS}	41. O	E ₂	61. R	V _{SS}	91. S	V656_IN ₀
12. O	Y/Red	42. O	E ₁	62. R	P ₁₀	92. S	V656_IN ₁
13. R	V_{DDDA}	43. O	E ₀	63. R	P ₁₁	93. S	V656_IN ₂
14. R	V _{SSDA}	44. R	BLANK	64. R	VGA_NCKIN	94. S	V656_IN ₃
15. O	CVBS/Green	45. R	V_{DD}	65. R	VGA_PCKIN	95. R	V_{SS}
16. R	V_{DDDA}	46. R	VSYNC_IN	66. R	V_{DD}	96. S	V656_IN ₄
17. O	C/Blue	47. R	HSYNC_IN	67. O	AVREF	97. S	V656_IN ₅
18. R	V_{DDDA}	48. R	P_0	68. O	VSYNC_OUT	98. S	V656_IN ₆
19. O	CSYNC	49. R	P ₁	69. O	AHREF	99. S	V656_IN ₇
20. N	Reserved (open)	50. R	V_{SS}	70. R	V_{SS}	100. N	Reserved (open)
21. N	Reserved (open)			71. O	HSYNC_OUT		
22. R	V_{DDPA}			72. O	FIELD_OUT		
23. R	SCLK			73. O	VBNK_OUT		
24. R	SDATA			74. R	V_{DD}		
25. R	SA _{10/7}			75. O	HBNK_OUT		
26. R	SA ₀			76. O	V656_OUT ₀		
27. R	V _{SSPA}			77. O	V656_OUT ₁		
28. R	RESET			78. R	V _{SS}		
29. G	Reserved (GND)			79. O	V656_OUT ₂		
30. G	Reserved (GND)			80. O	V656_OUT ₃		

Table 1: FS45x Pin Assignments

R = Signal Required
O = Signal if used, else no connect

S = Signal if used, else ground

G = Always Ground N = Always No Connect

4.1 FS450 Û GCC Pin Mapping

The following table maps the FS450/1 pins to the host GCC controller chip. Please contact your FOCUS representative to obtain the most up-to-date reference schematics before initiating a design.

FS450 Pin #	FS450/1 Pin Name	Intel 82810 Pin Name UIM_MOD=0	National Cx5530 MediaGX UIM_MOD=3	nVidia Riva TNT Pin Name UIM_MOD=1	S3 Savage Pin Name UIM_MOD=1
31	VGA_CKOUT	TVCLKIN			
39	VGA_CKOUTTL		TVCLK	TVCLKIN	TVCLK
65	VGA_PCKIN	CLKOUT0			
64	VGA_NCKIN	CLKOUT1	FP_CLK	TVCLKOUT	TVCLKR
47	HSYNC_IN	TVHSYNC	FP_HSYNC_OUT		TVHS
46	VSYNC_IN	TVVSYNC	FP_VSYNC_OUT		TVVS
71	HSYNC_OUT			TVHSYNC	
68	VSYNC_OUT			TVVSYNC	
44	BLANK	BLANK			BLANK
48	P ₀	LTVDATA0	FP_DATA6	TVD0	TVDAT0
49	P ₁	LTVDATA1	FP_DATA7	TVD1	TVDAT1
51	P ₂	LTVDATA2	FP_DATA8	TVD2	TVDAT2
52	P ₃	LTVDATA3	FP_DATA9	TVD3	TVDAT3
53	P ₄	LTVDATA4	FP_DATA10	TVD4	TVDAT4
54	P ₅	LTVDATA5	FP_DATA11	TVD5	TVDAT5
57	P ₆	LTVDATA6	FP_DATA12	TVD6	TVDAT6
58	P ₇	LTVDATA7	FP_DATA13	TVD7	TVDAT7
59	P ₈	LTVDATA8	FP_DATA14	TVD8	TVDAT8
60	P ₉	LTVDATA9	FP_DATA15	TVD9	TVDAT9
62	P ₁₀	LTVDATA10	FP_DATA16	TVD10	TVDAT10
63	P ₁₁	LTVDATA11	FP_DATA17	TVD11	TVDAT11
43	E ₀		FP_DATA0		
42	E ₁		FP_DATA1		
41	E ₂		FP_DATA2		
40	E ₃		FP_DATA3		
37	E ₄		FP_DATA4		
36	E ₅		FP_DATA5		
23	SCLK	LTVCL	DDC_SCL	SPSCL	SPCLK1
24	SDATA	LTVDA	DDC_SDA	SPSDA	SPD1

Table 2: FS450 to GCC Pin Mapping

5. Pin Descriptions

Pin	Pin	Type/Value	Pin Function Description	
Name	Number			
Clocks				
VGA_CKOUT	31	GTLP output	VGA Clock Output. Clock to GCC TVCLKIN. Synthesized	
		(open drain)	from TV_CKIN. 27 to 85 MHz range.	
VGA_CKOUTTL	39	LVTTL output	VGA Clock Output. Clock to GCC TVCLKIN. Synthesized	
			from TV_CKIN. 27 to 85 MHz range.	
VGA_PCKIN	65	GTLP input	VGA Clock Input Positive Edge. Clock from GCC	
			CLKOUT, buffered form of VGA_CKOUT. Used to latch rising	
			edge RGB data.	
VGA_NCKIN	64	GTLP input	VGA Clock Input Negative Edge. Clock from GCC	
			CLKOUT, buffered form of VGA_CKOUT. Used to latch	
			negative edge RGB data.	
TV_CKIN	1	LVTTL input	Television Clock Input. Clock for the CCIR 656 I/O and the	
			video encoder. 27 MHz.	
XTAL	2	LVTTL output	Television Clock XTAL Output. Buffered version of	
			TV_CKIN. For use with a 27 MHz crystal.	
HSYNC_OUT	71	LVTTL output	·	
			mode operation.	
VSYNC_OUT	68	LVTTL output	VSYNC Output. Output from FS450 to GCC to support slave	
mode operation.		mode operation.		
Global Controls				
RESET	28	TTL input	Reset. Active Low. Resets internal state machines and	
		(pull down)	initializes default register values.	
Reserved	5,29,30	TTL input	Reserved Inputs. Connect to VSS.	
		(ground)		
Reserved	6,20,21,	LVTTL output	Reserved Outputs. Do not connect.	
	34,35,100	(leave open)		
Digital RGB Inp		T	T	
P11-P0	63,62,60,5	GTLP input	Digital GTLP port input. Digital video input, multiplexed or	
	9,58,57,54		non-multiplexed. Connects to GCC's digital video out.	
	,53,52,51,			
	49,48			
E5-E0	36,37,40,4	GTLP input	Digital GTLP port input. Non-multiplexed extended digital	
	1,42,43		video input. Connects to GCC's digital video out.	
GTL_REF	55	GTLP REF	Digital GTLP Reference input. Voltage threshold reference	
			for GTLP inputs. Reference is 1.0 volts.	
HSYNC_IN	47	GTLP input	Digital HSYNC VGA input. Connects to GCC TVHSYNC.	
VSYNC_IN	46	GTLP input	Digital VSYNC VGA input. Connects to GCC TVVSYNC.	
BLANK	44	GTLP input	Digital BLANK VGA input. True outside of GCC active	
			area. Connects to GCC BLANK#.	

Pin	Pin	Type/Value	Pin Function Description	
Name	Number			
Video Outputs				
Y/Red	12	analog video	Video output. As programmed by Command Register OFMT bit: 0 Luminance component Y of S-video. 1 Red component of RGB.	
CVBS/Green	15	analog video	Video output. As programmed by Command Register OFMT bit: 0 Composite video. 1 Green component of RGB.	
C/Blue	17	analog video	Video output. As programmed by Command Register OFMT bit: 0 Chrominance component of S-video. 1 Blue component of RGB.	
CSYNC	19	LVTTL output	ut Composite sync output. Active high digital composite sync for SCART video outputs.	
Voltage Reference				
VREF	8	+1.276 V	Voltage reference input/output. If unconnected, except for a 0.1µF capacitor to ground for noise decoupling, the internal 1.276 Volt band-gap reference will be supplied to the three D/A Converters. An external 1.276 Volt reference connected to the V _{REF} pin, will override the internal voltage reference.	
R _{REF}	9	390/780Ω	Reference resistor. Connected between R _{REF} and ground, this resistor sets the current range of the D/A converters. Use 390Ω for a 37.5Ω load and 780Ω for a 75Ω load.	
CBYPASS	11	0.1 μF	Bypass Capacitor. A 0.1μF capacitor must be connected between C _{BYPR} and V _{DDDA} to reduce noise at the D/A outputs.	
CCIR 656 Input	Port			
V656_IN ₇₋₀	99,98,97,9 6,94,93,92 ,91	TTL input (pull down)	Digital CCIR 656 port input. 8 bits wide. Y, Cr, Cb multiplexed digital input port	
HBNK_IN	89	TTL input (pull down)	Digital TV Horizontal Blank input . Horizontal Blank for use with the V656_IN ports.	
VBNK_IN	88	TTL input (pull down)	Digital TV Vertical Blank input. Vertical Blank for use with the V656_IN ports.	
FIELD_IN	87	TTL input (pull down)	Digital TV Field input. Field bit for use with the V656_IN ports.	

Pin	Pin	Type/Value	ue Pin Function Description	
Name	Number			
CCIR 656 Outp	ut Port			
V656_OUT ₇₋₀	85,84,83,8	LVTTL output	Digital CCIR 656 port output. 8 bits wide. Y, Cr, Cb	
	1,80,79,77		multiplexed digital output port	
	,76			
HBNK_OUT	75	LVTTL output	Digital TV Horizontal Blank output. Horizontal Blank for	
			use with the V656_OUT ports.	
VBNK_OUT	73	LVTTL output	Digital TV Vertical Blank output. Vertical Blank for use	
			with the V656_OUT ports.	
FIELD_OUT	72	LVTTL output	Digital TV Field output. Field bit for use with the V656_OUT ports.	
AHREF	69	LVTTL output	Digital Auxiliary Horizontal Reference output. Horizontal	
AHIKEI		EVITE output	Sync for external hardware. Programmable advance or	
			retard.	
AVREF	67	LVTTL output	Digital Auxiliary Vertical Reference output. Vertical Sync	
			for external hardware. Programmable advance or retard.	
Serial Port				
SA10/7	25	TTL input	Serial address length select. Selects the length of the	
		(pull down)	serial address:	
			SA10/7 = H: 10-bits	
			SA10/7 = L: 7-bits	
SA ₀	26	TTL input	Serial data address bit 0. . Selects the serial bus address:	
		(pull down)	$SA_0 = H: 0x6A, 276$	
			$SA_0 = L: 0x4A, 224$	
SDATA	24	TTL I/O	Serial data. Data line of the serial port. Connect to GCC	
		(open drain)	LTVDA.	
SCLK	23	TTL Input	Serial clock. Clock line of the serial port. Connect to GCC LTVCL.	
Power and Gro	ound		11102	
VDDPA	22	+3.3 V	VGA_CKOUT Phase-locked loop Power. Filtered +3.3 volt	
DDI A			power for VGA_CKOUT phase locked loop.	
VDDOSC	3	+3.3 V	TV Crystal Oscillator Power. Filtered +3.3 volt power for	
DDOOO			TV XTAL oscillator.	
V_{DD}	33,45,56,6	+3.3 V	Digital Power. 3.3 volt power for digital section of chip.	
55	6,74,82,90			
V _{DDDA}	10,13,16,1	+3.3 V	D/A Converter Power. Filtered +3.3 volt power for 10 bit	
	8		video D/A converters.	
VSSPA	27	0 V	VGA_CKOUT phase-locked loop ground.	
Vssosc	4	0 V	TV Crystal Oscillator ground.	
Vss	32,38,50,6	0 V	Digital ground. +3.3 volt power return.	
	1,70,78,86			
	,95			
VSSDA	7,14	0 V	D/A Converter Ground.	

6. Control Register Definitions

6.1 Control Register Map

			-	
Functi	on			
Reg.	Bit #	Name	Type	Reset Value
Input I	Horizonta	I Offset		
0	7-0	IHO ₇₋₀	R/W	00
1	2-0	IHO ₁₀₋₈	R/W	00
	Vertical C		10,00	
2	7-0		R/W	00
		IVO ₇₋₀		00
3	2-0	IVO ₁₀₋₈	R/W	00
	Horizonta		I	
4	7-0	IHW ₇₋₀	R/W	D0 (720.)
5	1-0	IHW ₉₋₈	R/W	02
Vertica	al Scaling	g Coefficient		
6	7-0	VSC ₇₋₀	R/W	00
7	7-0	VSC ₁₅₋₈	R/W	00
	1	n/Up Scaling Co		
8	7-0	HDSC ₇₋₀	R/W (Down)	00
9	1		` '	
	7-0	HUSC ₇₋₀	R/W (Up)	00
	and Reg		I = a	1 22
С	7-0	CR ₇₋₀	R/W	00
D	7-0	CR ₁₅₋₈	R/W	10
Status	Port			
Е	7-0	SP ₇₋₀	R	00
F	-	-	R	00
Numer	ator of N	CO Low Word	l	1 2 2
10	7-0	NCON ₇₋₀	R/W	00 (131,072.)
11	7-0	NCON ₁₅₋₈	R/W	00 (131,072.)
			11/ 11/	00
		CO High Word	DAM	
12	7-0	NCON ₂₃₋₁₆	R/W	02
13	-	-		
Denon	ninator of	NCO Low Word		
14	7-0	NCOD ₇₋₀	R/W	00 (524,288.)
15	7-0	NCOD ₁₅₋₈	R/W	00
Denon	ninator of	NCO High Word	d	·
16	7-0	NCOD ₂₃₋₁₆	R/W	08
17	-	- 23-10	,	
	ary Pixel	Offset	L	<u>_</u>
	, ,		D/M	00
18	7-0	APO ₇₋₀	R/W	00
19	1-0	APO ₉₋₈	R/W	00
	ary Line (T	
1A	6-0	ALO ₆₋₀	R/W	00
1B			R/W	00
Auxilia	ary Field	Offset		
1C	0	AFO	R/W	00
1D	-	-		00
	Pulse W	/idth	I	1 00
1E		HSOUTWID ₇₋₀	R/W	00
	7-0			
1F	2-0	HSOUTWID ₁₀₋₈	R/W	00

Function								
Reg.	Bit #	Name	Туре	Reset Value				
HSync Starting Edge								
20	7-0	HSOUTST ₇₋₀	R/W	00				
21	2-0	HSOUTST ₁₀₋₈	R/W	00				
HSync	Ending I	Edge						
22	7-0	HSOUTEND ₇₋₀	R/W	00				
23	2-0	HSOUTEND ₁₀₋₈	R/W	00				
Flicke	r Filter Sl	harpness						
24	4-0	SHP ₄₋₀	R/W	00				
25	-	-	-	00				
Flicke	r Filter							
26	4-0	FLK ₄₋₀	R/W	00				
27	-	-	-	00				
Part R	evision							
32	7-0	REV ₇₋₀	R/W	01				
33	7-0	REV ₁₅₋₈	R/W	00				
Misc R	Register							
34	7-0	MISC ₇₋₀	R/W	00				
35	7-0	MISC ₁₅₋₈	R/W	80				
FIFO S	tatus Po	rt Full/FIFO Statu	us Port Empty					
36	7-0	FIFOF ₇₋₀	R/W	00				
37	7-0	FIFOE ₇₋₀	R/W	00				
FIFO L	atency							
38	7-0	FIFOL ₇₋₀	R/W	00				
39	7-0	FIFOL ₁₅₋₈	R/W	00				
VSync	Pulse W	idth						
3A	7-0	VSOUTWID ₇₋₀	R/W	00				
3B	2-0	VSOUTWID ₁₀₋₈	R/W	00				
VSync	Starting							
3C	7-0	VSOUTST ₇₋₀	R/W	00				
3D	2-0	VSOUTST ₁₀₋₈	R/W	00				
VSync	Ending I	Edge						
3E	7-0	VSOUTEND ₇₋₀	R/W	00				
3F	2-0	VSOUTEND ₁₀₋₈	R/W	00				

Function	Function									
Reg.	Bit #	Name	Туре	Reset Value						
Chrom	a Freque	ency								
40	7-0	CHR_FREQ ₃₁₋₂₄	R/W	21 (569,408,543.)						
41	7-0	CHR_FREQ ₂₃₋₁₆	R/W	F0						
42	7-0	CHR_FREQ ₁₅₋₈	R/W	7C						
43	7-0	CHR_FREQ ₇₋₀	R/W	1F						
Chrom	a Phase,	Miscellaneous E	Bits 45							
44	7-0	CHR_PHASE ₇₋₀	R/W	00						
45	1,0	MISC45	R/W	00						
Miscel	laneous l	Bits 46, 47								
46	7-0	MISC46	R/W	05						
47	3-0	MISC47	R/W	00						
HSync	Width, E	Burst Width								
48	7-0	HSYNC_WID ₇₋₀	R/W	7E (126.)						
49	6-0	BURST_WID ₆₋₀	R/W	44 (68.)						
Backp	orch Wid	th, CB Burst Lev	el							
4A	7-0	BPORCH ₇₋₀	R/W	76 (118.)						
4B	7-0	CB_BURST ₇₋₀	R/W	3B (59.)						
CR Bu	rst Level	, Miscellaneous E	Bits 4D							
4C	7-0	CR_BURST ₇₋₀	R/W	00						
4D	1-0	MISC4D	R/W	00						
Black	Level									
4E	7-0	BLACK_LVL ₉₋₂	R/W	86 (282.)						
4F	1-0	BLACK_LVL ₁₋₀	R/W	02						
Blank	Level									
50	7-0	BLANK_LVL ₉₋₂	R/W	3C (240.)						
51	1-0	BLANK_LVL ₁₋₀	R/W	00						
Numbe	er Lines									
57	7-0	LINE_FRAME ₉₋₂	R/W	83 (525.)						
58	1-0	LINE_FRAME ₁₋₀	R/W	01						
White	Level									
5E	7-0	WHITE_LVL ₉₋₂	R/W	C8 (800.)						
5F	1-0	WHITE_LVL ₁₋₀	R/W	00						
Cb Ga	in									
60	7-0	CB_GAIN ₇₋₀	R/W	22 (137.)						
61	-	-	R/W	01						
Cr Gai	n									
62	7-0	CR_GAIN ₇₋₀	R/W	22 (137.)						
63	-	-	R/W	01						
Chrom	a Tint Ac	djustment								
64	-	-	R/W	00						
65	7-0	TINT ₇₋₀	R/W	00						
Status	Port									
68	-	-	R/W	00						
69	4-0	BREEZE_WAY ₄₋₀	R/W	16 (22.)						
Status	Port									
6C	5-0	FRNT_PORCH ₅₋₀	R/W	20 (32.)						
6D	-	-	R/W	00						

Function	on			
Reg.	Bit #	Name	Туре	Reset Value
Active	Line			
71	7-0	ACTIVELINE ₁₀₋₃	R/W	B4 (1440.)
72	2-0	ACTIVELINE ₂₋₀	R/W	00
Chrom	a Phase			
73	7-0	FIRST_LINE ₇₋₀	R/W	15 (21.)
Miscel		Bits 74, Sync Le		
74	7-0	MISC74	R/W	02
75	7-0	SYNC_LVL ₇₋₀	R/W	48 (72.)
VBI BI	ank Leve			
7C	7-0	VBIBLNK_LVL ₉₋₂	R/W	4A (296.)
7D	1-0	VBIBLNK_LVL ₁₋₀	R/W	00
Reset,	Encoder			
7E	0	SOFT_RST	R/W	1
7F	7-0	ENC_VER ₇₋₀	R	20
Miscel	laneous	Bits 80, WSS Clo	ck Frequency (upper)
80	6-0	MISC80	R/W	7
81	7-0	WSS_CLK ₁₁₋₄	R/W	2F (759.)
WSS C	lock Fre	quency (lower),	WSS Data Field 1 (up	per)
82	3-0	WSS_CLK ₃₋₀	R/W	07
83	7-0	WSS_DAT1 ₁₉₋₁₂	R/W	00
WSS D	ata Field	1 (lower)		
84	7-0	WSS_DAT1 ₁₁₋₄	R/W	00
85	3-0	WSS_DAT1 ₃₋₀	R/W	00
WSS D	ata Field	l 0 (upper)		
86	7-0	WSS_DAT0 ₁₉₋₁₂	R/W	00
87	7-0	WSS_DAT0 ₁₁₋₄	R/W	00
WSS D	ata Field	l 0 (lower), WSS	Line 1 Delay	
88	3-0	WSS_DAT0 ₃₋₀	R/W	00
89	7-0	WSS_LINF1 ₇₋₀	R/W	00
	evel (lov	•		
8A	7-0	WSS_LINF0 ₇₋₀	R/W	00
8B	7-0	WSS_LVL ₉₋₂	R/W	FF (1023.)
	evel (up	per), Miscellaneo		
8C	1-0	WSS_LVL ₁₋₀	R/W	03
8D	4-0	MISC8D ₄₋₀	R/W	00

6.2 Control Register Definitions

In the following definitions, range is defined as:

{min value : [max value]}

Please note that registers 0-3F use the little endian numbering scheme while registers 40-8D use the big endian numbering scheme.

6.2.1 IHO - Input Horizontal Offset

Input Horizontal Offset Low (0)

7	6	5	4	3	2	1	0
IHO ₇	IHO ₆	IHO ₅	IHO₄	IHO ₃	IHO ₂	IHO₁	IHO ₀

Input Horizontal Offset High (1)

7	6	5	4	3	2	1	0
0	0	0	0	0	IHO ₁₀	IHO ₉	IHO ₈

Reg	Bit#	Bit Name	Description
1, 0	2-0, 7-0	IHO ₁₀₋₀	Input horizontal offset bits [10-0]. Horizontal displacement of the image in pixels from the leading edge of horizontal sync. IHO is an unsigned number.

Range: {0 : [Total Pixels/Line]-1}

6.2.2 IVO - Input Vertical Offset

Input Vertical Offset Low (2)

7	6	5	4	3	2	1	0
IVO ₇	IVO ₆	IVO ₅	IVO ₄	IVO ₃	IVO ₂	IVO ₁	IVO ₀

Input Vertical Offset High (3)

7	6	5	4	3	2	1	0
0	0	0	0	0	IVO ₁₀	IVO ₉	IVO ₈

Reg	Bit#	Bit Name	Description
3, 2	2-0, 7-0	IVO ₁₀₋₀	Input vertical offset bits [10:0]. Vertical displacement of the image in lines from the leading edge of vertical sync plus a one line bias. IVO is an unsigned number.

Range: {0 : [Total Lines/Frame]-1}

6.2.3 IHW - Input Horizontal Width

Input Horizontal Width Low (4)

ſ	7	6	5	4	3	2	1	0
	IHW ₇	IHW ₆	IHW ₅	IHW ₄	IHW ₃	IHW ₂	IHW ₁	IHW ₀

Input Horizontal Width High (5)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	IHW ₉	IHW ₈

Reg	Bit#	Bit Name	Description
5, 4	1-0, 7-0	IHW ₉₋₀	Input horizontal width [9:0]. Total number of active VGA pixels per line. IHW is an unsigned number.

Range: {0 : 970}

6.2.4 VSC – Vertical Scaling Coefficient

Vertical Scaling Coefficient (6)

7	6	5	4	3	2	1	0
VSC ₇	VSC ₆	VSC ₅	VSC₄	VSC ₃	VSC ₂	VSC₁	VSC ₀

Vertical Scaling Coefficient (7)

7	6	5	4	3	2	1	0
VSC ₁₅	VSC ₁₄	VSC ₁₃	VSC ₁₂	VSC ₁₁	VSC ₁₀	VSC ₉	VSC ₈

Reg	Bit#	Bit Name	Description
7, 6	7-0	VSC ₇₋₀	Vertical scaling coefficient bits [15:0]. Vertical down scaling factor = (1 + VSC/65,536). VSC is a two's complement number. If VSC => 0, then the image is not effected.

Range: { [-32,769]:0}

6.2.5 HDSC, HUSC - Horizontal Down/Up Scaling Coefficients

Horizontal Down Coefficient (8)

7	6	5	4	3	2	1	0
HDSC ₇	HDSC ₆	HDSC₅	HDSC ₄	HDSC ₃	HDSC ₂	HDSC₁	HDSC₀

Horizontal Up Coefficient (9)

7	6	5	4	3	2	1	0
HUSC ₇	HUSC ₆	HUSC₅	HUSC₄	HUSC₃	HUSC ₂	HUSC₁	HUSC₀

Reg	Bit#	Bit Name	Description
8	7-0	HDSC ₇₋₀	Horizontal down scaling coefficient bits [7:0]. Horizontal down scaling factor = (1 + VSC/128). HDSC is a two's complement number. If HDSC => 0, then the image is not effected.
9	7-0	HUSC ₇₋₀	Horizontal up scaling coefficient bits [7:0]. Horizontal up scaling factor = (1 + VSC/128). HDSC is a two's complement number. If HDSC <= 0, then the image is not effected.

HDSC Range: { [-63]:0 } **HUSC Range:** { 0:127 }

6.2.6 CR - Command Register

Command Register (C)

7	6	5	4	3	2	1	0
FFO_CLR	CACQ_CLR	LP_EN	YCOFF	COMPOFF	NCO_EN	CLKOFF	SRESET

Command Register (D)

7	6	5	4	3	2	1	0
UIM_MOD ₁	UIM_MOD ₀	0	UIM_DEC	UIM_CLK	OFMT	STD_VMI	NTSC_PALIN

Reg	Bit#	Bit Name	Description
С	0	SRESET	Soft Reset. Resets the FS450.
С	1	CLKOFF	Clock Off. Turns off FS450 clock to minimize power.
С	2	NCO_EN	Enable NCO Latch. When this bit is set, transfers the NCO words from the I2C registers into the NCO. The NCO synthesizes the VGA clock from the 27MHz FS450 clock. This clock must be adjusted so the VGA scaled input data rate exactly matches the CCIR 656 data output rate.
С	3	COMPOFF	Composite (CVBS) Output Off. Turns off the CVBS output D/A.
С	4	YCOFF	SVideo (YC) Outputs Off. Turns off the YC output D/As.
С	5	LP_EN	Loop Through Enable. Enables the CCIR 656 data on the output port to loop directly to the input port (no external routing).
С	6	CACQ_CLR	Counter Acquisition Flag Clear. Setting this bit clears the Counter Acquisition Flag.
С	7	FFO_CLR	FIFO Clear. Setting this bit clears the FIFO depth registers and the FIFO State register.
D	0	NTSC_PALIN	CCIR 656 PAL or NTSC Input. Sets the number of lines written through the FIFO. When set, the number of lines is 576 for PAL, when clear, 487 lines for NTSC.
D	1	STD_VMI	Standard or VMI 656 Input Control. Select standard (external pins) horizontal/vertical blank and field codes or inserted CCIR 601/656 SAV/EAV (Start/End Active Video) embedded codes.
D	2	OFMT	Output Format Control. Switches between RGB or Composite/YC output. When set, the output is RGB.
D	3	UIM_CLK	Universal Interface Mux Clock Mode. If set, input pixels are clocked in on the falling edge of the P and N input clocks. If clear, input pixels are clocked on the rising and falling edge of N clock.
D	4	UIM_DEC	Universal Interface Mux Decimator. Turns on the horizontal prescaler divide by 2 to support XGA mode.
D	7,6	UIM_MOD ₁₋₀	Universal Interface Mode Select. Selects the VGA interface mode (see table below).

Notes:

VMI 656 Input Control: If the Video Module Interface (VMI) mode is specified, SAV and EAV commands are inserted into the CCIR601 data stream to coordinate down stream data processing. The SAV and EAV Control words have the following format:

YC Data	D7	D6	D5	D4	D3	D2	D1	D0
Preamble C	1	1	1	1	1	1	1	1
Preamble Y	0	0	0	0	0	0	0	0
Status Word C	0	0	0	0	0	0	0	0
Status Word Y	1	F	V	Н	P3	P2	P1	P0

Table 3: SAV and EAV Control Words

UIM_MOD Mapping: The UIM_MOD (Universal Input Mux, UIM) bits select the mode for P0-P11 and E0-E5. The intention is to support as many different 3D and GCC graphic controllers, CPU support chips and integrated CPUs as possible (collectively referred to in this data sheet as "GCC"). The following table shows the mapping in each mode for the digital RGB from the GCC to the appropriate port or extended port pin:

UIM_MOD	0	0	1	1	1	1	2	2	3	3	3
P/E Port	M888DL	M888DH	M888IL	M888IH	M565IL	M565IH	M555L	M555H	N666	N565	N555
P11	G3	R7	G4	R7	G2	R4	G2	X	R5	R4	R4
P10	G2	R6	G3	R6	G1	R3	G1	R4	R4	R3	R3
P9	G1	R5	G2	R5	G0	R2	G0	R3	R3	R2	R2
P8	G0	R4	B7	R4	B4	R1	B4	R2	R2	R1	R1
P7	B7	R3	B6	R3	В3	R0	В3	R1	R1	R0	R0
P6	В6	R2	B5	G7	B2	G5	B2	R0	R0	0	0
P5	B5	R1	B4	G6	B1	G4	B1	G4	G5	G5	G4
P4	B4	R0	В3	G5	В0	G3	В0	G3	G4	G4	G3
P3	В3	G7	G0	R2	0	0	Х	Х	G3	G3	G2
P2	B2	G5	B2	R1	0	0	Х	Х	G2	G2	G1
P1	B1	G4	B1	R0	0	0	Х	Х	G1	G1	G0
P0	В0	G3	В0	G1	0	0	Х	Х	G0	G0	0
E5	Х	Х	Х	Х	X	Х	Х	Х	B5	B4	B4
E4	Х	Х	Х	Х	Х	Х	Х	Х	B4	В3	B3
E3	Х	Х	Х	Х	Х	Χ	Х	Х	В3	B2	B2
E2	Х	Х	Х	Х	Х	Χ	Х	Х	B2	B1	B1
E1	Х	Х	Х	Х	Х	Χ	Х	Х	B1	В0	В0
E0	Х	Х	Х	Х	Х	X	Х	Х	В0	0	0

Table 4: GCC Port Mapping (UIM_MOD)

- 1) All input bits are MSB justified
- 2) Shaded modes require zero padding at input port
- 3) For GCC to P/E Mapping, see Table 2

6.2.7 SP - Status Port

Status Port Low (E)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	FIFO_ST	CACQ_ST

Status Port High (F)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

Reg	Bit#	Bit Name	Description
Е	0	CACQ_ST	Cache Status. Status of horizontal downscaler cache (=1 if over flowed).
Е	1	FIFO_ST	FIFO Status. Output FIFO status (=1 if over/under flowed).

Notes:

FIFO Status:

FS450 does not have a frame memory. In FS450 the scaled input data rate and the output data rates are the same. The FIFO takes up the slack during the asynchronous horizontal blanking interval of the input and output. The FIFO depth (1024) is only slightly larger that the 720 output pixels required to form a CCIR 601 data stream. The extra pixels are used for data overrun protection.

At the coincidence of a Filtered Horizontal and Vertical Start, the input and output FIFO pointers are reset to the to beginning of the memory and data writes commence. Next, 24 output clock cycles after the Filtered Horizontal and Vertical Start occur, the CCIR 656 Timing Generator issues a FIFO Horizontal and Vertical Start. This causes the Horizontal Upscaler to issue a TV read and the FIFO starts to read data.

If a data overrun occurs, the offending FIFO's pointer is halted and black is output to the Horizontal Upscaler. Also, the FIFO data overrun flag is set.

6.2.8 NCON - Numerator of NCO Word

Numerator of NCO Word (10)

7	6	5	4	3	2	1	0
NCON ₇	NCON ₆	NCON ₅	NCON₄	NCON ₃	NCON ₂	NCON₁	NCON ₀

Numerator of NCO Word (11)

	7	6	5	4	3	2	1	0
•	NCON ₁₅	NCON ₁₄	NCON ₁₃	NCON ₁₂	NCON ₁₁	NCON ₁₀	NCON ₉	NCON ₈

Numerator of NCO Word (12)

7	6	5	4	3	2	1	0
NCON ₂₃	NCON ₂₂	NCON ₂₁	NCON ₂₀	NCON ₁₉	NCON ₁₈	NCON ₁₇	NCON ₁₆

Numerator of NCO Word (13)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

Reg	Bit#	Bit Name	Description
12, 11, 10	7-0,7-0,7-0	NCON ₂₃₋₀	Numerator of NCO Word [23:0]. Numerator of clock synthesizer to generate VGA input clock. NCON is a 24 bit unsigned number.

Range: {0 : NCOD/2}

The FS450 synthesizes a 27-85 MHz clock from the 27 MHz TV_CKIN and supplies this clock (VGA_CKOUT) to the GCC. This clock is buffered and returned to the FS450 (VGA_CKIN) synchronous to the RGB data and Sync information. This clock has a 1.5 Hz resolution and can be adjusted so the VGA scaled input data rate exactly matches the CCIR 656 data output rate.

Frequency VGA / Frequency 656 = # VGA Pixels / # 656 Pixels x # VGA Lines / # 656 Lines

Frequency VGA / Frequency 656 = NCON / NCOD x M / N

Example: for SVGA mode, typ. total pixels x lines ~ 1024 x 625; let M=512, N=128:

NTSC and PAL: NCON = $1024 \times 625 = 640,000$

6.2.9 NCOD - Denominator of NCO Word

Denominator of NCO Word (14)

7	6	5	4	3	2	1	0
NCOD ₇	NCOD ₆	NCOD₅	NCOD₄	NCOD₃	NCOD ₂	NCOD₁	NCOD ₀

Denominator of NCO Word (15)

7	6	5	4	3	2	1	0
NCOD ₁₅	NCOD ₁₄	NCOD ₁₃	NCOD ₁₂	NCOD ₁₁	NCOD ₁₀	NCOD ₉	NCOD ₈

Denominator of NCO Word (16)

7	6	5	4	3	2	1	0
NCOD ₂₃	NCOD ₂₂	NCOD ₂₁	NCOD ₂₀	NCOD ₁₉	NCOD ₁₈	NCOD ₁₇	NCOD ₁₆

Denominator of NCO Word (17)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

Reg	Bit#	Bit Name	Description
16, 15, 14	7-0,7-0,7-0	NCOD ₂₃₋₀	Denominator of NCO Word [23:0]. Denominator of clock synthesizer to generate VGA input clock. NCOD is a 24 bit unsigned number.

Range: $\{NCON^*2 : (2^{24}-1)\}$

The FS450 synthesizes a 27-85 MHz clock from the 27 MHz TV_CKIN and supplies this clock (VGA_CKOUT) to the GCC. This clock is buffered and returned to the FS450 (VGA_CKIN) synchronous to the RGB data and Sync information. This clock has a 1.5 Hz resolution and can be adjusted so the VGA scaled input data rate exactly matches the CCIR 656 data output rate.

Frequency VGA / Frequency 656 = # VGA Pixels / # 656 Pixels x # VGA Lines / # 656 Lines

Frequency VGA / Frequency 656 = NCON / NCOD x M / N

Example: for SVGA mode, typ. total pixels x lines ~ 1024 x 625; let M=512, N=128:

NTSC: NCOD = 858 x 525 x 512 / 128 = 1,801,800 PAL: NCOD = 864 x 625 x 512 / 128 = 2,160,000

6.2.10 APO, ALO, AFO - Auxiliary Pixel, Line, and Field Offsets

Auxiliary Pixel Offset Low (18)

7	6	5	4	3	2	1	0
APO ₇	APO ₆	APO ₅	APO ₄	APO ₃	APO ₂	APO₁	APO ₀

Auxiliary Pixel Offset High (19)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	APO ₉	APO ₈

Auxiliary Line Offset (1A)

7	6	5	4	3	2	1	0
-	ALO ₆	ALO ₅	ALO ₄	ALO ₃	ALO ₂	ALO ₁	ALO ₀

Not Used (1B)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

Auxiliary Field Offset (1C)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	AFO_0

Not Used (1D)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

Reg	Bit#	Bit Name	Description
19, 18	9-0	APO ₉₋₀	Auxiliary Pixel Offset [9:0]. Number of 27MHz cycles of delay/advance of the Auxiliary Video Reference signals. APO is a 10 bit signed number.
1A	6-0	ALO ₆₋₀	Auxiliary Line Offset [6:0]. Number of lines of delay/advance of the Auxiliary Video Reference signals. AFO is a 7 bit signed number.
1C	0	AFO	Auxiliary Field Offset [0]. Inverts the field of the Auxiliary Video Reference signals.

APO Range: {-512 : 511}, **ALO Range:** {-64 : 63}, **AFO Range:** {0 : 1}

6.2.11 HSOUTWID, HSOUTST, HSOUTEND - HSync Out Width, Starting and Ending Edge

HSync Out Width Low (1E)

7	6	5	4	3	2	1	0
HSOUTWID ₇	HSOUTWID ₆	HSOUTWID ₅	HSOUTWID₄	HSOUTWID₃	HSOUTWID ₂	HSOUTWID₁	HSOUTWID ₀

HSync Out Width High (1F)

7	6	5	4	3	2	1	0
0	0	0	0	0	HSOUTWID ₁₀	HSOUTWID ₉	HSOUTWID ₈

HSync Out Starting Edge Low (20)

7	6	5	4	3	2	1	0
HSOUTST ₇	HSOUTST ₆	HSOUTST ₅	HSOUTST₄	HSOUTST ₃	HSOUTST ₂	HSOUTST₁	HSOUTST ₀

HSync Out Starting Edge High (21)

7	6	5	4	3	2	1	0
0	0	0	0	0	HSOUTST ₁₀	HSOUTST ₉	HSOUTST ₈

HSync Out Ending Edge Low (22)

	7	6	5	4	3	2	1	0
HSC	DUTEND ₇	HSOUTEND ₆	HSOUTEND ₅	HSOUTEND ₄	HSOUTEND ₃	HSOUTEND ₂	HSOUTEND₁	HSOUTEND₀

HSync Out Ending Edge High (23)

7	6	5	4	3	2	1	0
0	0	0	0	0	HSOUTEND ₁₀	HSOUTEND ₉	HSOUTEND ₈

Reg	Bit#	Bit Name	Description
1F, 1E	10-0	HSOUTWID ₁₀₋₀	HSync Out Width [10:0]. Width of HSync Out during a frame.
21, 20	10-0	HSOUTST ₁₀₋₀	HSync Starting Edge [10:0]. Starting edge of HSync Out during a frame.
23, 22	10-0	HSOUTEND ₁₀₋₀	HSync Ending Edge [10:0]. Ending edge of HSync Out during a frame.

Range of HSOUTWID, HSOUTST, and HSOUTEND: {0 : 2048}




Figure 8: CCIR 656 Timing Block Diagram

The TV and Auxiliary Pixel/Line/Field Counters are freewheeling counters that are only loaded/reloaded during an error condition. If the value of the TV Pixel/Line/Field Counters are within 4 TV pixels of the ideal values during a Frame Start, no adjustment to the freewheeling counters are made. However, if the values exceeds 4 pixels (150 nsec) the ideal values, the TV Pixel/Line/Field Counters are reloaded and the TV Counter Acquisition Flag is set.

When the TV Pixel/Line/Field Counters are reloaded, the Auxiliary Pixel/Line/Field Counters are also reloaded. However, their load values are offset from the TV counter by the Auxiliary Pixel, Line, and Field Offset values stored in its I2C registers (APO, ALO, and AFO). From these counters the Auxiliary Horizontal and Vertical Syncs are formed. This feature allows a user to program advance timing signals to compensate for external hardware processing latency when doing a mix/overlay with FS450's CCIR 656 input and output.

The FIFO Latency register delays the Frame Start occurrence by 4x its value in 27MHz clock cycles. This delays the output 656 timing with respect to the input VGA timing and allows the FS450's FIFO to fill appropriately before a FIFO read is initiated.




Figure 9: Auxiliary NTSC Reference Signals




Figure 10: Auxiliary PAL Reference Signals

6.2.12 SHP, FLK - Sharpness and Flicker Filter

Sharpness Low (24)

7	6	5	4	3	2	1	0
0	0	0	SHP ₄	SHP ₃	SHP ₂	SHP₁	SHP₀

Sharpness High (25)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

Reg	Bit#	Bit Name	Description
24	4-0	SHP ₄₋₀	Flicker Filter Sharpness [4-0]. SHP accentuates the joint high vertical - high horizontal frequencies to sharpen edges. SHP is an unsigned number.

Range: {0:31} Provides 0 to 31/16 (6 dB) joint high horizontal and vertical frequency boost.

Flicker Filter Coefficient Low (26)

7	6	5	4	3	2	1	0
0	0	0	FLK₄	FLK ₃	FLK ₂	FLK₁	FLK ₀

Flicker Filter Coefficient Low (27)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

Reg	Bit#	Bit Name	Description
26	4-0	FLK ₄₋₀	Flicker Filter Coefficient [4:0]. Provides weighting factor for 3 line flicker filter. FLK is an unsigned number.

Range: {0 : 23}

Notes:

The FS450 Flicker Filter is more complex than a Three Line Average (TLA) flicker filter. The FS450 flicker filter includes a variable vertical filter response in addition to a sharpness function. Adjusting the FLK Coefficient modifies the vertical filter from no filtering (FLK = 0) to a Three Line Average (FLK = 16), giving the user the best choice in filtering options.

In addition to the variable vertical settings, the FS450 flicker filter has a sharpness function. This function is a two dimensional peaking function which accentuates the joint high vertical - high horizontal spatial frequencies (an "edge enhancer"). The three line variable two dimensional flicker filter is formed by summing the unit impulse function with a vertical flicker function scaled by FLK (Flicker Coefficient) and the peaking function which is scaled by SHP (Sharpness Coefficient). The FLK and SHP variables have 5 bits of resolutions, with a usable a range from 0 to 16/16 for FLK, and 0 to 31/16 for SHP.

6.2.13 REV - Revision Number

Part Number (32)

7	6	5	4	3	2	1	0
REV ₇	REV ₆	REV ₅	REV ₄	REV ₃	REV ₂	REV₁	REV_0

Revision Number (33)

7	6	5	4	3	2	1	0
REV ₁₅	REV ₁₄	REV ₁₃	REV ₁₂	REV ₁₁	REV ₁₀	REV ₉	REV ₈

Reg	Bit#	Bit Name	Description
33,32	15-0	REV ₁₅₋₀	Revision Number [15:0]. Identifies the revision for software ID purposes (Rev A = 0 , Rev B = 1).

6.2.14 MISC - Miscellaneous Bits 34, 35 Register

Miscellaneous Bits Register (34)

7	6	5	4	3	2	1	0
0	0	NCO_LOAD ₁	NCO_LOAD₀	0	0	0	0

Miscellaneous Bits Register (35)

7	6	5	4	3	2	1	0
GTLIO_PD	0	0	0	0	0	VGACKDIV	0

Reg	Bit#	Bit Name	Description
34	5,4	NCO_LOAD ₁₋₀	NCO Load Control Bits. The PLL M and N dividers and the NCO Numerator (NCON) and denominator (NCOD) share the same address (separate memory). The NCO Load Control bits determine which registers are loaded when the NCON and NCOD registers are written (see table below). M uses the lower 11 bits of NCOD.
35	1	VGACKDIV	VGA Clock Divide. Setting this bit divides the internal clock by 2 when the VGA input is in decimation (for XGA) mode.
35	7	GTLIO_PD	GTL I/O Power Down. Setting this bit puts all the GTL pins into power down mode.

Notes:

NCO_LOAD	Meaning				
0	Load NCO Numerator and Denominator only.				
1	Load M and N PLL Dividers only.				
2	Load NCO Numerator and Denominator and set M=512, N=128.				
3	Load M and N PLL Dividers and set NCO Numerator and Denominator both to 50.				

Table 5: NCO_LOAD Control Bits

- 1) M is loaded with the desired value -2
- 2) N is loaded with the desired value -1
- 3) Using the 24 bit NCON and NCOD yields a very fine frequency resolution of 1.5 Hz but dithers the clock. The speed of the clock dither is sufficiently limited by the narrowband (around 5 kHz) PLL to prevent any problem with data transfers to the FS450. In fact, it provides an advantage for passing EMI certification and behaves much like off the shelf dithered clocks designed specifically for that purpose.
- 4) Using the 11 bit M/N ratio gives a frequency resolution of 13 kHz, but it has no dithering. This is ideal for dual VGA monitor and TV applications. Dithering the clock to a VGA controller makes the lines wiggle on the connected VGA monitor, making it difficult to read. This however limits the scaling possibilities, and close attention has to be paid to the factors of the VGA/TV pixels and lines so that they cancel down to 11 bit M and N numbers.
- 5) Both M/N and Numerator/Denominator can be used together, to generate a compromise performance.

6.2.15 FIFOL, FIFOH - FIFO Status Port Full/Empty

FIFO Status Port Full (36)

7	6	5	4	3	2	1	0
FFOL ₇	FFOL ₆	FFOL₅	FFOL₄	FFOL ₃	FFOL ₂	FFOL₁	FFOL ₀

FIFO Status Port Empty (37)

7	6	5	4	3	2	1	0
FFOH ₇	FFOH ₆	FFOH₅	FFOH₄	FFOH₃	FFOH ₂	FFOH₁	FFOH₀

Reg	Bit#	Bit Name	Description
36	7-0	FFOL ₇₋₀	FIFO Status Port Full [7:0]. Maximum number of FIFO memory locations underrun during the VGA image (multiply by 4 to get number of pixels corrupted). Unsigned number.
37	7-0	FFOH ₇₋₀	FIFO Status Port Empty [7:0]. Maximum number of FIFO memory locations used during a VGA frame (multiply by 4 to get number of pixels filled). Unsigned number.

Range: {0 : 255}

6.2.16 FFO_LAT - FIFO Latency

FIFO Latency Low (38)

7	6	5	4	3	2	1	0
FFO_LAT ₇	FFO_LAT ₆	FFO_LAT ₅	FFO_LAT₄	FFO_LAT ₃	FFO_LAT ₂	FFO_LAT₁	FFO_LAT ₀

FIFO Latency High High (39)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0

Reg	Bit#	Bit Name	Description
38	7-0	FFO_LAT ₇₋₀	FIFO Latency [7:0]. Number of output clock cycles between the initiation of VGA writes to the FIFO memory and the TV reads from it. Multiply by 4 to get the number of 27 MHz clock delays.

Range: {0 : 255}

6.2.17 VSOUTWID, VSOUTST, VSOUTEND - VSync Out Width, Starting and Ending Edge

VSync Out Width Low (3A)

	7	6	5	4	3	2	1	0
-	VSOUTWID ₇	VSOUTWID ₆	VSOUTWID ₅	VSOUTWID ₄	VSOUTWID ₃	VSOUTWID ₂	VSOUTWID₁	VSOUTWID ₀

VSync Out Width High (3B)

7	6	5	4	3	2	1	0
0	0	0	0	0	VSOUTWID ₁₀	VSOUTWID ₉	VSOUTWID ₈

VSync Out Starting Edge Low (3C)

7	6	5	4	3	2	1	0
VSOUTST ₇	VSOUTST ₆	VSOUTST ₅	VSOUTST ₄	VSOUTST ₃	VSOUTST ₂	VSOUTST₁	VSOUTST ₀

VSync Out Starting Edge High (3D)

7	6	5	4	3	2	1	0
0	0	0	0	0	VSOUTST ₁₀	VSOUTST ₉	VSOUTST ₈

VSync Out Ending Edge Low (3E)

7	6	5	4	3	2	1	0
VSOUTEND ₇	VSOUTEND ₆	VSOUTEND ₅	VSOUTEND ₄	VSOUTEND ₃	VSOUTEND ₂	VSOUTEND₁	VSOUTEND ₀

VSync Out Ending Edge High (3F)

7	6	5	4	3	2	1	0
0	0	0	0	0	VSOUTEND ₁₀	VSOUTEND ₉	VSOUTEND ₈

Reg	Bit#	Bit Name	Description
3B, 3A	10-0	VSOUTWID ₁₀₋₀	VSync Out Width [10:0]. Width of VSync Out during a frame.
3D, 3C	10-0	VSOUTST ₁₀₋₀	VSync Starting Edge [10:0]. Starting edge of VSync Out during a frame.
3F, 3E	10-0	VSOUTEND ₁₀₋₀	VSync Ending Edge [10:0]. Ending edge of VSync Out during a frame.

Range of VSOUTWID, VSOUTST, and VSOUTEND: {0 : 2048}

6.2.18 CHR_FREQ - Chroma Subcarrier Frequency

CHR_FREQ (40)

7	6	5	4	3	2	1	0
CHR_FREQ ₃₁	CHR_FREQ ₃₀	CHR_FREQ ₂₉	CHR_FREQ ₂₈	CHR_FREQ ₂₇	CHR_FREQ ₂₆	CHR_FREQ ₂₅	CHR_FREQ ₂₄

CHR_FREQ (41)

7	6	5	4	3	2	1	0
CHR_FREQ ₁₅	CHR_FREQ ₁₄	CHR_FREQ ₁₃	CHR_FREQ ₁₂	CHR_FREQ ₁₁	CHR_FREQ ₁₀	CHR_FREQ ₉	CHR_FREQ ₈

CHR_FREQ (42)

7	6	5	4	3	2	1	0
CHR_FREQ ₁₅	CHR_FREQ ₁₄	CHR_FREQ ₁₃	CHR_FREQ ₁₂	CHR_FREQ ₁₁	CHR_FREQ ₁₀	CHR_FREQ ₉	CHR_FREQ ₈

CHR_FREQ (43)

7	6	5	4	3	2	1	0
CHR_FREQ ₇	CHR_FREQ ₆	CHR_FREQ ₅	CHR_FREQ₄	CHR_FREQ ₃	CHR_FREQ ₂	CHR_FREQ ₁	CHR_FREQ ₀

Reg	Bit#	Bit Name	Description
40,41,42,43	all	CHR_FREQ ₃₁₋₀	Chroma Subcarrier Frequency. Sets the subcarrier frequency, = subcarrier/27,000,000*2^32

6.2.19 Chroma Phase, Miscellaneous Bits 45

Chroma Phase (44)

7	6	5	4	3	2	1	0
CHR_PHASE ₇	CHR_PHASE ₆	CHR_PHASE ₅	CHR_PHASE₄	CHR_PHASE ₃	CHR_PHASE ₂	CHR_PHASE₁	CHR_PHASE ₀

Miscellaneous Bit Register 45 (45)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	CLRBAR	BYPYCLP

Reg	Bit#	Bit Name	Description
44	7-0	CHR_PHASE ₇₋₀	Pre-set Subcarrier Phase [7:0]. Value for pre-set subcarrier phase (only upper 8 bit programmable, lower 24 bits =0).
45	0	BYPYCLP	Bypass Y Clamp. Allows for non-standard range of Luma on Y-inputs. 0=Luma expected range [16:235], and clamped to this range. 1=Luma expected in range [0:255] and no clamping is performed.
45	1	CLRBAR	Color Bar Mode. Causes the YC inputs in the encoder to be ignored and forces a color bar pattern onto the input. The color bar pattern is a repeating sequence of 8 colors at 75% amplitude and 100% saturation.

6.2.20 Miscellaneous Bits Registers 46 and 47

Miscellaneous Bits Register 46

7	6	5	4	3	2	1	0
RGB_SETUP	RGB_SYNC ₂	RGB_SYNC₁	RGB_SYNC ₀	YC_DELAY ₂	YC_DELAY₁	YC_DELAY ₀	CVBS_EN

Miscellaneous Bits Register 47

7	6	5	4	3	2	1	0
0	0	0	0	CHR_BW ₁	COMP_YUV	COMP_GAIN ₁	COMP_GAIN ₀

Reg	Bit#	Bit Name	Description			
46	0	CVBS_EN	CVBS Enable. Enables composite and luma outputs.			
46	3-1	YC_DELAY ₂₋₀	YC Delay. Relative pipeline delay between luma and chroma outputs (4=0 clock; 0=luma lags chroma by 4 clocks; 7=chroma lags luma by 3 clocks).			
46	6-4	RGB_SYNC ₂₋₀	RGB Sync. Provide sync to RGB components: [2]=1, sync on red; [1]=1, sync on green; [0]=1, sync on blue.			
46	7	RGB_SETUP	RGB Setup. Provide black level (0) or blank level (1) setup for RGB outputs			
47	1-0	COMP_GAIN ₁₋₀	Composite Chroma Gain. Percentage of chroma used in composite output: 00=100%, 01=25%, 10=50%, 11=75%.			
47	2	COMP_YUV	Component YUV. Enables bypass on the RGB inputs sending component data YUV through.			
47	3	CHR_BW₁	Chroma Filter Bandwidth Control. 00=narrow, 01=wide, 10=extra wide, 11=ultra wide (see Miscellaneous Bit Register 74 for bit 0).			

6.2.21 HSync Width (48), Burst Width (49)

HSync Width (48)

7	6	5	4	3	2	1	0
HSYNC_WID ₇	HSYNC_WID ₆	HSYNC_WID5	HSYNC_WID ₄	HSYNC_WID ₃	HSYNC_WID ₂	HSYNC_WID₁	HSYNC_WID ₀

Burst Width (49)

7	6	5	4	3	2	1	0
-	BURST_WID ₆	BURST_WID ₅	BURST_WID ₄	BURST_WID ₃	BURST_WID ₂	BURST_WID ₁	BURST_WID ₀

Reg	Bit#	Bit Name	Description
48	7-0	HSYNC_WID ₇₋₀	HSync Width. Width of HSync in 27MHz clocks (LSB bit 0 is tied to zero).
49	6-0	BURST_WID ₆₋₀	Burst Width. Width of the burst in 27MHz clocks.

6.2.22 Back Porch Width (4A), Cb Burst Amplitude (4B)

Back Porch Width (4A)

7	6	5	4	3	2	1	0
BPORCH ₇	BPORCH ₆	BPORCH ₅	BPORCH ₄	BPORCH ₃	BPORCH ₂	BPORCH ₁	BPORCH ₀

Cb Burst Amplitude (4B)

7	6	5	4	3	2	1	0
CB_BURST ₇	CB_BURST ₆	CB_BURST ₅	CB_BURST ₄	CB_BURST ₃	CB_BURST ₂	CB_BURST ₁	CB_BURST ₀

Reg	Bit#	Bit Name	Description
4A	7-0	BPORCH ₇₋₀	Back Porch Width. Width of the back porch in 27MHz clocks (LSB bit 0 is tied to zero).
4B	7-0	CB_BURST ₇₋₀	Cb Burst Amplitude Setting. Range {-127:127}

6.2.23 Cr Burst Amplitude (4C), Miscellaneous Bits Register 4D

Cr Burst Amplitude (4C)

7	6	5	4	3	2	1	0
CR_BURST ₇	CR_BURST ₆	CR_BURST ₅	CR_BURST ₄	CR_BURST ₃	CR_BURST ₂	CR_BURST ₁	CR_BURST ₀

Miscellaneous Bits Register 4D

7	6	5	4	3	2	1	0
0	0	0	0	0	0	SLV_THRS	SLV_MOD

Reg	Bit#	Bit Name	Description
4C	7-0	CR_BURST ₇₋₀	Cr Burst Amplitude Setting. Range {-127:127}
4D	0	SLV_MOD	Slave Mode. Enable bit for Full Slave Mode timing. This does not enable Partial Save Mode and should be cleared unless Full Slave Mode operation is required.
4D	1	SLV_THRS	Slave Mode Threshold. Controls the threshold at which the encoder begins the horizontal line adjustments (0=0 line, 1=30 line).

6.2.24 Black Level (4E)

Black Level (4E)

7	6	5	4	3	2	1	0
BLACK_LVL ₉	BLACK_LVL ₈	BLACK_LVL ₇	BLACK_LVL ₆	BLACK_LVL₅	BLACK_LVL ₄	BLACK_LVL ₃	BLACK_LVL ₂

Black Level (4F)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	BLACK_LVL₁	BLACK_LVL₀

Reg	Bit#	Bit Name	Description
4E, 4F	7-0, 1-0	BLACK_LVL ₉₋₀	Black Level. Used to create a setup.

6.2.25 Blank Level (50)

Blank Level (50)

7	6	5	4	3	2	1	0
BLANK_LVL ₉	BLANK_LVL ₈	BLANK_LVL ₇	BLANK_LVL ₆	BLANK_LVL₅	BLANK_LVL ₄	BLANK_LVL ₃	BLANK_LVL ₂

Blank Level (51)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	BLANK_LVL ₁	BLANK_LVL ₀

Reg	Bit#	Bit Name	Description
50, 51	7-0, 1-0	BLANK_LVL ₉₋₀	Blanking Level. Blanking level during non VBI.

6.2.26 Number of Lines (57-58)

Unused (56)

Number of Lines (57)

7	6	5	4	3	2	1	0
NUM_LINES ₉	NUM_LINES 8	NUM_LINES ₇	NUM_LINES ₆	NUM_LINES ₅	NUM_LINES ₄	NUM_LINES ₃	NUM_LINES ₂

Number of Lines (58)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	NUM_LINES ₁	NUM_LINES 0

Unused (59)

Reg	Bit#	Bit Name	Description
57, 58	7-0, 1-0	NUM_LINES ₉₋₀	Number of Lines. Number of lines in a frame. Note that an odd number implies an interlaced image and an even number implies a progressive image.

6.2.27 White Level (5E)

White Level (5E)

7	6	5	4	3	2	1	0
WHITE_LVL9	WHITE_LVL8	WHITE_LVL ₇	WHITE_LVL ₆	WHITE_LVL₅	WHITE_LVL₄	WHITE_LVL ₃	WHITE_LVL ₂

White Level (5F)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	WHITE_LVL₁	WHITE_LVL ₀

Reg	Bit#	Bit Name	Description
5E, 5F	7-0, 1-0	WHITE_LVL ₉₋₀	White Level.

6.2.28 Cb Color Saturation (60)

Cb Color Saturation (60)

7	6	5	4	3	2	1	0
CB_GAIN ₇	CB_GAIN ₆	CB_GAIN₅	CB_GAIN₄	CB_GAIN ₃	CB_GAIN ₂	CB_GAIN₁	CB_GAIN ₀

Unused (61)

Reg	Bit#	Bit Name	Description
60	7-0	CB_GAIN ₇₋₀	Cb Color Saturation Control. (1 LSB = 1/128).

6.2.29 Cr Color Saturation (62)

Cb Color Saturation (60)

7	6	5	4	3	2	1	0
CR_GAIN ₇	CR_GAIN ₆	CR_GAIN ₅	CR_GAIN₄	CR_GAIN ₃	CR_GAIN ₂	CR_GAIN₁	CR_GAIN ₀

Unused (63)

Reg	Bit#	Bit Name	Description
62	7-0	CR_GAIN ₇₋₀	Cr Color Saturation Control. (1 LSB = 1/128).

6.2.30 Tint (65)

Unused (64)

Tint (65)

7	6	5	4	3	2	1	0
TINT ₇	TINT ₆	TINT ₅	TINT₄	TINT ₃	TINT ₂	TINT ₁	TINT ₀

Reg	Bit#	Bit Name	Description
65	7-0	TINT ₇₋₀	Tint Adjustment on Chroma.

6.2.31 Width of Breezeway (69)

Unused (68)

Width of Breezeway (69)

7	6	5	4	3	2	1	0
0	0	0	BR_WAY ₄	BR_WAY ₃	BR_WAY ₂	BR_WAY ₁	BR_WAY ₀

Reg	Bit#	Bit Name	Description
69	4-0	BR_WAY ₄₋₀	Width of Breezeway. In 27MHz clocks.

6.2.32 Front Porch (6C)

Front Porch (6C)

7	6	5	4	3	2	1	0
0	0	FR_PORCH₅	FR_PORCH₄	FR_PORCH ₃	FR_PORCH ₂	FR_PORCH₁	FR_PORCH₀

Unused (6D)

Reg	Bit#	Bit Name	Description
6C	5-0	FR_PORCH ₅₋₀	Front Porch. Width of front porch in 27MHz clocks (LSB bit 0 tied to zero).

6.2.33 Active Video Line (71-72), First Video Line (73)

Unused (70)

Active Video Line (71)

7	6	5	4	3	2	1	0
ACT_LINE ₁₀	ACT_LINE ₉	ACT_LINE ₈	ACT_LINE ₇	ACT_LINE ₆	ACT_LINE ₅	ACT_LINE₄	ACT_LINE ₃

Active Video Line (72)

7	6	5	4	3	2	1	0
0	0	0	0	0	ACT_LINE ₂	ACT_LINE₁	ACT_LINE ₀

First Video Line (73)

7	6	5	4	3	2	1	0
1ST_LINE ₇	1ST_LINE ₆	1ST_LINE ₅	1ST_LINE₄	1ST_LINE ₃	1ST_LINE ₂	1ST_LINE₁	1ST_LINE ₀

Reg	Bit#	Bit Name	Description
71, 72	7-0, 2-0	ACT_LINE ₁₀₋₀	Active Video Line. Number of 27MHz clocks in active video line (1440 setting refers to 720 of luma pixels and 720 chroma (Cb and Cr) pixels; the LSB bits [1:0] are tied to zero).
73	7-0	1ST_LINE ₇₋₀	First Line of Video. Line number for the first line of video in a field.

6.2.34 Miscellaneous Bits 74, Sync Level (75)

Miscellaneous Bit Register 74

7	6	5	4	3	2	1	0
UV_ORDER	PAL_MODE	CHR_BW ₀	INVERT_TOP	SYS625_50	CPHASE₁	CPHASE ₀	VSYNC5

Sync Level (75)

7	6	5	4	3	2	1	0
SYNC_LVL ₇	SYNC_LVL ₆	SYNC_LVL ₅	SYNC_LVL ₄	SYNC_LVL ₃	SYNC_LVL ₂	SYNC_LVL ₁	SYNC_LVL ₀

Reg	Bit#	Bit Name	Description				
74	0	VSYNC5	VSync Equalization Pulses. 0=6 and 1=5 VSync equalization and broad pulses.				
74	2-1	CPHASE ₁₋₀	Resetting Period of Carrier Clock. 0=every 8 fields, 1=every 4 fields, 2=every other line, 3=once before any chroma burst and then never reset again.				
74	3	SYS625_50	System Field Format. 0=525 lines and 59.94 fields/sec system; 1=625 lines and 50 fields/sec system				
74	4	INVERT_TOP	Invert Field ID Polarity. Inverts the polarity of the encoder's field identification signal.				
74	5	CHR_BW ₀	Chroma Filter Bandwidth Control. 00=narrow, 01=wide, 10=extra wide, 11=ultra wide (see Miscellaneous Bit Register 47 for bit 1).				
74	6	PAL_MODE	PAL or NTSC Mode. 0=NTSC, 1=PAL.				
74	7	UV_ORDER	UV Order. Switches ordering of Cb and Cr inputs.				
75	7-0	SYNC_LVL ₇₋₀	Sync Level. Sync level during non-VBI lines.				

6.2.35 VBI Blank Level (7C)

VBI Blank Level (7C)

7	6	5	4	3	2	1	0
VBIBL_LVL ₉	VBIBL_LVL ₈	VBIBL_LVL ₇	VBIBL_LVL ₆	VBIBL_LVL ₅	VBIBL_LVL ₄	VBIBL_LVL ₃	VBIBL_LVL ₂

VBI Blank Level (7D)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	VBIBL_LVL₁	VBIBL_LVL ₀

Reg	Bit#	Bit Name	Description
7C, 7D	7-0, 1-0	VBIBL_LVL ₉₋₀	VBI Blanking Level. Blanking level during VBI lines.

6.2.36 SOFT_RST, ENC_VER - Encoder Soft Reset, Encoder Version

Encoder Soft Reset (7E)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	SOFT_RST

Encoder Version Number (7F)

7	6	5	4	3	2	1	0
ENC_VER ₇	ENC_VER ₆	ENC_VER ₅	ENC_VER₄	ENC_VER ₃	ENC_VER ₂	ENC_VER ₁	ENC_VER ₀

Reg	Bit#	Bit Name	Description
7E	0	SOFT_RST	Encoder Soft Reset. Writing to this bit resets the video encoder.
7F	7-0	ENC_VER ₇₋₀	Encoder Version Number. Contains the version of the encoder. This is a read-only register.

6.2.37 Misc. Bit Reg. 80, WSS Clock (81-82), WSS Data F1(83-85)

Miscellaneous Bit Register 80

7	6	5	4	3	2	1	0
0	WSS_F1EN	WSSF0_EN	WSS_TYPE	WSS_CLKBY	WSS_EDGE₁	WSS_EDGE ₀	0

WSS Clock (81)

7	6	5	4	3	2	1	0
WSS_CLK ₁₁	WSS_CLK ₁₀	WSS_CLK ₉	WSS_CLK ₈	WSS_CLK ₇	WSS_CLK ₆	WSS_CLK ₅	WSS_CLK ₄

WSS Clock (82)

7	6	5	4	3	2	1	0
0	0	0	0	WSS_CLK ₃	WSS_CLK ₂	WSS_CLK₁	WSS_CLK ₀

WSS Data Field 1 (83)

7	6	5	4	3	2	1	0
WSS_DATF0 ₁₉	WSS_DATF0 ₁₈	WSS_DATF0 ₁₇	WSS_DATF0 ₁₆	WSS_DATF0 ₁₅	WSS_DATF0 ₁₄	WSS_DATF0 ₁₃	WSS_DATF0 ₁₂

WSS Data Field 1 (84)

	7	6	5	4	3	2	1	0
Ī	WSS_DATF0 ₁₁	WSS_DATF0 ₁₀	WSS_DATF09	WSS_DATF0 ₈	WSS_DATF0 ₇	WSS_DATF06	WSS_DATF0 ₅	WSS_DATF0 ₄

WSS Data Field 1 (85)

7	6	5	4	3	2	1	0
0	0	0	0	WSS_DATF0 ₃	WSS_DATF0 ₂	WSS_DATF0 ₁	WSS_DATF0 ₀

Reg	Bit#	Bit Name	Description
80	2-1	WSS_EDGE ₁₋₀	WSS Edge Rate Control. Edge rates are proportional to the frequency of the WSS clock, but can also be scaled by the WSS_EDGE parameter. Higher numbers indicate faster rise and fall times on the WSS pulses.
80	3	WSS_CLKBY	WSS Clock Bypass. Typically this is set=1 in NTSC and 0 in PAL. =1 Causes the chroma clock to be used as the WSS clock, =0 forces the local 12-bit WSS clock to be used.
80	4	WSS_TYPE	WSS Type. 1=PAL, ITU-R BT.1119-2, 0=NTSC, EIAJ CPR-1204
80	5	WSSF0_EN	WSS Field 0 Enable. Enables WSS signal in Field 0.
80	6	WSSF1_EN	WSS Field 1 Enable. Enables WSS signal in Field 1.
81, 82	7-0, 3-0	WSS_CLK ₁₁₋₀	WSS Clock Frequency. Calculated from: WSS Clock Frequency / Encoder Clock Frequency.
83,84,85	7-0,7-0,3-0	WSS_DATAF1 ₁₉₋₀	WSS Data for Field 1. A waveform only appears when WSSF1_EN=1.

6.2.38 WSS Data Field 0(86-88), WSS Line Number Field 1 (89)

WSS Data Field 0 (86)

7	6	5	4	3	2	1	0
WSS_DATF0 ₁₉	WSS_DATF0 ₁₈	WSS_DATF0 ₁₇	WSS_DATF0 ₁₆	WSS_DATF0 ₁₅	WSS_DATF0 ₁₄	WSS_DATF0 ₁₃	WSS_DATF0 ₁₂

WSS Data Field 0 (87)

7	6	5	4	3	2	1	0
WSS_DATF0 ₁₁	WSS_DATF0 ₁₀	WSS_DATF09	WSS_DATF0 ₈	WSS_DATF0 ₇	WSS_DATF0 ₆	WSS_DATF0 ₅	WSS_DATF0 ₄

WSS Data Field 0 (88)

7	6	5	4	3	2	1	0
0	0	0	0	WSS_DATF0 ₃	WSS_DATF0 ₂	WSS_DATF0 ₁	WSS_DATF0 ₀

WSS Line Number Field 1 (89)

7	6	5	4	3	2	1	0
WSS_LNF1 ₇	WSS_LNF1 ₆	WSS_LNF1 ₅	WSS_LNF1 ₄	WSS_LNF1 ₃	WSS_LNF1 ₂	WSS_LNF1 ₁	WSS_LNF1 ₀

Reg	Bit#	Bit Name	Description
86,87,88	7-0,7-0,3-0	WSS_DATAF0 ₁₉₋₀	WSS Data for Field 0. A waveform only appears when WSSF0_EN=1.
89	7-0	WSS_LINEF1 ₇₋₀	Field 1 WSS Line. Line number (relative to the previous VSync) at which the WSS data will appear in Field 1.

6.2.39 WSS Field 0 Line Number, WSS Level, Misc. Bits Reg. 8D (8A-8D)

WSS Field 0 Line Number (8A)

7	6	5	4	3	2	1	0
WSS_LNF0 ₇	WSS_LNF0 ₆	WSS_LNF0 ₅	WSS_LNF0 ₄	WSS_LNF0 ₃	WSS_LNF0 ₂	WSS_LNF0 ₁	WSS_LNF0 ₀

WSS Level (8B)

7	6	5	4	3	2	1	0
WSS_LVL ₉	WSS_LVL ₈	WSS_LVL ₇	WSS_LVL ₆	WSS_LVL₅	WSS_LVL ₄	WSS_LVL ₃	WSS_LVL ₂

WSS Level (8C)

7	6	5	4	3	2	1	0
0	0	0	0	0	0	WSS_LVL ₁	WSS_LVL ₀

Miscellaneous Bits Register 8D

7	6	5	4	3	2	1	0
0	0	0	NOTCH_EN	NOTCH_WD	NOTCH_FRQ ₂	NOTCH_FRQ₁	NOTCH_FRQ ₀

Reg	Bit#	Bit Name	Description
8A	7-0	WSS_LNF0 ₇₋₀	Field 0 WSS Line. Line number (relative to the previous VSync) at which the WSS data will appear in Field 0.
8B, 8A	7-0, 1-0	WSS_LVL ₉₋₀	WSS High Level. WSS waveform will rise from VBIBL_LVL to WSS_LVL in a 0 to 1 transition.
8D	2-0	NOTCH_FRQ ₂₋₀	Notch Frequency. Selects from 8 possible frequencies around which the notch will be centered (see table below).
8D	3	NOTCH_WD	Notch Filter Wide Bandwidth. 1=wide, 0=narrow.
8D	4	NOTCH_EN	Notch Filter Enable. 1=On, 0=Off.

NOTCH_FRQ	Description	Notch Y Value	Notch Y Value
0		1 + 1/8 + 1/16	1.1875
1		1 + 1/8 + 1/64	1.1406
2	CCIR 601 NTSC	1 + 1/8 + 1/16 (wide) 1 (narrow)	1.0938 1.0000
3	SQ Pixel NTSC	1 - 1/128	0.9922
4	SQ Pixel PAL	1 - 1/32 - 1/64	0.9531
5	CCIR 601 PAL	1 - 1/8 - 1/32 -1/128 (wide) 1 - 1/4 + 1/32 -1/128 (narrow)	0.8359 0.7734
6		1 - 1/8 - 1/16 - 1/32	0.7813
7		1 - 1/4 - 1/32	0.7188

Table 6: NOTCH_FRQ Values

Hex Indx	Register	NTSC	PAL	PAL-M	PAL-N	Combinatio n PAL-N
40	CHR_FREQ	0x21f07c1f	0x2a098acb	0x21e6efe3	0x2a098acb	0x21f69446
44	CHR_PHASE	0	0	0	0	0
74	CPHASE	2	0	0	0	0
60	CR_GAIN	137	145	137	137	145
62	CB_GAIN	137	145	137	137	145
4C	CR_BURST	0	31	29	29	31
4B	CB_BURST	59	44	41	41	44
74	SYS625_50	0	1	0	1	1
74	VSYNC5	0	1	0	0	1
74	PAL_MODE	0	1	1	1	1
48	HSYNC_WID	126	126	126	126	126
49	BURST_WID	68	64	68	64	68
4A	BPORCH	118	138	118	138	138
6C	FRNT_PORCH	32	24	32	24	24
69	BREEZE_WAY	22	26	18	26	26
71	ACTIVELINE	1440	1440	1440	1440	1440
50	BLANK_LVL	240	251	240	240	251
7C	WSS_LVL	240	251	240	240	251
4E	BLACK_LVL	282	251	282	282	251
5E	WHITE_LVL	800	800	800	800	800
75	SYNC_LVL	16	16	16	16	16
57	LINE_FRAME	525	625	525	625	625

Table 7: Typical Register Values for Various Standards

7. Design and Layout Considerations

Careful circuit design and layout are key factors that insure a successful implementation of the FS450 in a product. The following guidelines will help insure that your design yields the best possible results.

7.1 Pixel Phase Lock Loop

- The analog supply for the Pixel PLL should always be clean and noise free to insure minimum jitter in the PLL. Do not power other circuitry from the PLL supply.
- The supply line V_{DDPA} should be decoupled with a series resistor of 150W and a 4.7 μ F tantalum capacitor. If 50/60Hz ripple is an issue, consider using 47 or 100 μ F. Always have a 1000pF to 0.1 μ F capacitor to remove high frequency noise.
- Use a solid ground plane under the FS450.

7.2 Video Output Filters

 To reduce step noise on the D/A converter outputs, and to lower EMI, consider placing the 75W termination resistors and the first capacitor of the output filter close to the video output pins of the FS450.

7.3 Analog Power Supply Bypassing, Filtering, and Isolation

- When possible, it is recommended that the analog supply voltages be fed from a linear voltage regulator.
 Switching power supply noise, and noise from the digital plane can induce visible artifacts into the displayed video. Always provide sufficient filtering and high frequency bypassing to insure that power supply noise is minimized for visual as well as EMI reasons.
- It is recommended that each power supply section be isolated with a ferrite bead and a 4.7μF capacitor. Where the power pins are so close together that the 0.1μF bypass capacitors are adjacent, consider changing one of the adjacent capacitors to 100 to 1000pF to reduce higher frequency noise on the power supply.

7.4 Power and Ground

- Within the FS450, separate power is routed to functional sections: phase locked loop, D/A converters, digital processors and digital drivers. All ground pins should be connected to a common ground plane. Power pins should be segregated into analog and digital sections.
- Clean analog power should be applied to the V_{DDPA}, V_{DDOSC}, and V_{DDDA} pins. A 0.1 μF capacitor should be placed adjacent to each group of pins. The capacitor connected to C_{BYPASS} is critical, and it must be connected to V_{DDDA} to minimize noise at the D/A converter outputs. Chip capacitors are recommended.
- Digital power may be derived from system digital +3.3 volts. If necessary insert a ferrite bead in series with the supply trace. A 47 μF capacitor should be placed across the common +3.3 VDC for V_{DD} and V_{DDDA} to act as a reservoir for heavy currents drawn by D/A converters and internal memories. At least one 0.1 μF capacitor should be located adjacent to V_{DD} pins along each side of the FS450 to supply transient currents.

7.5 Interfacing to the FS450 in a Mixed Voltage Environment

As many devices designed today, the FS450 is powered by +3.3 Volts. However, 5 Volt devices are still very common today and will continue to be used for some time in the future. To meet this interface requirement the FS450 has 5 Volt tolerant inputs.

7.5.1 Interfacing to the SIO bus.

The SIO bus was developed previous to 3.3V logic processes. The SIO bus input voltage specification is 1.5 Volts for V_{IL} and 3.0 Volts for V_{IH} . The FS450 is built on a 3.3 Volt process and has 5 Volt tolerant inputs with a V_{IL} of 0.8 Volts and a V_{IH} of 2.0 Volts.

For most applications this voltage difference is not an issue as the output drive low specification (V_{OL}) of the SIO bus and the FS450 are both 0.4 Volts. However, in heavily loaded SIO busses the output V_{OL} is not always preserved.

An easy way to regain the 0.7 Volt difference in the $V_{\rm L}$ specification of the FS450 and the SIO bus is to bias the FS450's input negative by a diode drop (D1). The diode can be biased by a long-tail resistor pair or a current source pair. Shown below is the long-tail pair:




Figure 11. SIO Translation Using Long-tail Resistors D1 = 1N4148

The long-tail pair is a simple circuit but has the disadvantage of requiring higher voltage power supplies. Also, these supplies may have to powered up in a specific sequence so the surround circuits are not overvoltage.

The translation circuit below requires only one 5 Volt power supply and has no special sequence requirements. In addition, the circuit offers a high impedance load (Q1 become reverse biased) to the SIO bus when its power supply is removed. Unfortunately, it requires more parts. In applications where transistors are more readily available, R2 and R3 can be replaced with diode connected transistors.




Figure 12. SIO Translation Using Current Mirrors D1 = 1N4148, Q1 = 2N3906, Q2 = 2N3904

For applications with more than one supply, combinations of the above two circuits can be used. However, the simplest approach to this problem is to limit the loading on the SIO bus when possible. When this is not possible, some of the SIO passive loads can be replaced with active ones. This will increase the SIO access speed without increasing the SIO output low drive current.

8. Specifications

8.1 Absolute Maximum and Recommended Ratings

(beyond which the device may be damaged)¹

Parameter	Min	Rec.	Max	Unit
Power Supply Voltages	IVIIII	Rec.	IVIAX	Ullit
	-0.3	3.0-3.6	3.8	V
V _{DD} (Measured to V _{SS})				V
V _{DDAD} (Measured to V _{SSAD})	-0.3	3.0-3.6	3.8	
VDDPA and VDDPF (Measured to VSSPA and VSSPF)	-0.3	3.0-3.6	3.8	V
V _{DDDA} (Measured to V _{SSDA})	-0.3	3.0-3.6	3.8	V
VSSAD, VSSPA, VSS, VSSPA, VSSDA (delta)	-0.3		0.3	V
Digital Inputs	T	T	T	
3.3 V logic applied voltage (Measured to VSS) ²	-0.3	0-V _{DD}	$V_{DD} + 0.3$	V
Forced current ³ , ⁴	-10.0		10.0	mA
Analog Inputs				
Applied Voltage (Measured to V _{SSAD}) ²	-0.3	0-V _{DD}	$V_{DDDA} + 0.3$	V
Forced current ^{3, 4}	-10.0		10.0	mA
Digital Outputs				
3.3 V logic applied voltage (Measured to VSS) ²	-0.3	0-V _{DD}	$V_{DD} + 0.3$	V
Forced current ^{3, 4}	-6.0		6.0	mA
Short circuit duration (single output in HIGH state to			1	second
ground)				
Temperature				
Operating, Ambient (R_L =37.5 Ω)	0		65	°C
Operating, Ambient (R_L =75 Ω)	0		70	°C
Junction			125	°C
Thermal Resistance Junction to Ambient (typical), Ø _{JA}			56	°C/W
Thermal Resistance Junction to Case (typical), Ø _{JC}			5	°C/W
Lead Soldering (10 seconds)			300	°C
Vapor Phase Soldering (1 minute) ¹			220	°C
Storage ¹	-40		125	°C
Electrostatic	•	•	<u> </u>	
Electrostatic Discharge ⁵			±150	V

Notes:

- Functional operation under any of these conditions is NOT implied. Performance and reliability are guaranteed only if Operating Conditions are not exceeded.
- 2. Applied voltage must be current limited to specified range.
- 3. Forcing voltage must be limited to specified range.
- 4. Current is specified as conventional current flowing into the device.
- 5. EIAJ test method.

8.2 Electrical Characteristics

Paramete	r	Conditions	Min	Тур	Max	Unit	
Power Su	pply Currents						
IDD3	3.3 volt Digital current	VGA Core Clock=50MHz		165		mA	
IDDDA	3.3 volt Analog current	$R_L=37.5\Omega$		85	105	mA	
IDDDA	3.3 volt Analog DAC current	R _L =75Ω		45		mA	
IDDOSC	3.3 volt Crystal Oscillator current	_		15			
IDDDPA	3.3 volt VGA PLL current			5			
IDDT	3.3 volt Total Current			270		mA	
	outs and Outputs	1	1				
Cl	Input Capacitance			5	10	pF	
CO	Output Capacitance			5	10	pF	
liH .	Input Current, HIGH	$V_{DD3} = 3.3 \pm 0.3 V,$ $V_{IN} = max.$			±10	μA	
IIL	Input Current, LOW	$V_{DD3} = 3.3 \pm 0.3 V,$ $V_{IN} = 0 V$			±10	μΑ	
IILP	Input Current, LOW with pull-up	$V_{DD3} = 3.3 \pm 0.3 V,$ $V_{IN} = 0 V$	-60		-10	μΑ	
VIН	Input Voltage, Logic HIGH		2.0			V	
VIL	Input Voltage, Logic LOW				0.8	V	
ЮН	Output Current, Logic HIGH				-4.0	mA	
loL	Output Current, Logic LOW				4.0	mA	
Vон	Output Voltage, HIGH	IOH = -4mA	2.4			V	
VoL	Output Voltage, LOW	I _{OL} = 4mA			0.4	V	
	s and Outputs						
Cl	Input Capacitance			4	8	рF	
CO	Output Capacitance			4	8	рF	
lН	Input Current, HIGH	$V_{DD3} = 3.3 \pm 0.3V,$ $V_{IN} = max.$			±10	μA	
IIL	Input Current, LOW	$V_{DD3} = 3.3 \pm 0.3 V,$ $V_{IN} = 0 V$			±10	μΑ	
VIH	Input Voltage, Logic HIGH		V _{REF+.2}			V	
V _{IL}	Input Voltage, Logic LOW				V _{REF2}	V	
VREF	Voltage Reference Range		TBD	0.9	TBD	V	
loh	Output Current, Logic HIGH ¹				-10	μA	
loL	Output Current, Logic LOW ¹				45.0	mA	
VOL	Output Voltage, LOW	I _{OL} = 45mA	0.12	0.20	0.34	V	
Analog							
VIREF	DAC Current Reference Voltage		1.15	1.276	1.40	V	
Voc	Video Output Compliance		-0.4		2	V	
ROUT	Video Output Resistance			15		ΚΩ	
COUT	Video Output Capacitance	C _{OUT} = 0 mA, Freq. = 1 MHz		20		pF	

56

8.3 Switching Characteristics

Paramet	er	Conditions	Min	Typ ²	Max	Unit		
Clocks								
fCKIN	TV Encoder Reference Clock Frequency			27.0		MHz		
fXTOL	TV Reference Clock Frequency Tolerance			30	50 ³	ppm		
tPWHT	TV Reference Clock Pulse Width, HIGH		15.0			ns		
tpWLT	TV Reference Clock Pulse Width, LOW		15.0			ns		
f PCKIN	VGA Clock Positive Edge Frequency	40/60 duty cycle	27.0		85.0	MHz		
fNCKIN	VGA Clock Negative Edge Frequency	40/60 duty cycle	27.0		85.0	MHz		
fCORE	VGA Core Frequency⁴				50.0	MHz		
fvcko	VGA Clock Output		27.0		85.0	MHz		
tJIT-VCK	VGA Clock Output Jitter (peak-to-peak)	over a cycle			200	ps		
fPLLREF.	PLL Reference Clock Frequency		24		100	kHz		
M	PLL Numerator		500		1200			
tpWHV	VGA Clock Positive Edge Pulse Width, HIGH		5.0					
tpWLV	VGA Clock Negative Edge Pulse Width, LOW		5.0					
Reset	Assert fCKIN cycles on RESET\ to reset the part		16			Clocks		
Digital R	GB Input Port							
tPDH	VGA_PCKIN to Data Hold Time		0			ns		
^t NDH	VGA_NCKIN to Data Hold Time		0			ns		
tpsu	VGA_PCKIN to Data Setup Time		1.5			ns		
tNSU	VGA_NCKIN to Data Setup Time		1.5			ns		
CCIR 656	Video Input and Output Port					_		
tTDH	TV_CKIN to Data Hold Time		0			ns		
tTSU	TV_CKIN to Data Setup Time		10.0			ns		
tTDO	TV_CKIN to Data Out Delay				24.0	ns		
Serial Mi	croprocessor Interface					_		
tDAL	SCL Pulse Width, LOW			1.3		μs		
^t DAH	SCL Pulse Width, HIGH			0.6		μs		
tSTAH	SDA Start Hold Time			0.6		μs		
tSTASU	SCL to SDA Setup Time (Stop)			0.6		μs		
tSTOSU	SCL to SDA Setup Time (Start)			0.6		μs		
tBUFF	SDA Stop Hold Time Setup			1.3		μs		
tDSU	SDA to SCL Data Setup Time			300		ns		
tDH0	SDA to SCL Data Hold Time			300		ns		

Notes:

- 1. GTL outputs are open drain, intended to drive 31 ohm termination from 1.8 volts.
- 2. Values shown in Typ column are typical for VDD = +3.3V and TA = 25°C
- 3. TV subcarrier acceptance band is \pm 300 Hz.
- 4. VGA Core Frequency = VGA Clock Frequency/(UIM_DEC+1)

9. Mechanical Dimensions

9.1 100-Lead PQFP (KH) Package

Symbol	Inches		Millim	eters	Notes
	Min.	Max.	Min.	Max.	
Α				3.00	
A1			0.05	-	
A2			2.55	2.75	
В			0.25	0.40	3,5
С			0.10	0.25	5
D			23.60	24.20	
D_1			19.80	20.20	
Е			17.30	18.20	
E1			13.80	14.20	
е			0.6	5 BSC	
L			0.60	1.00	4
N	10	00		100	
ND	3	30		30	
NE	2	20		20	
α			0	8°	
CCC			-		

Notes:

- 1. All dimensions and tolerances conform to ANSI Y14.5M-1982.
- 2. Controlling Dimension is millimeters
- Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be .08mm (.003in.) maximum in excess of the "B" dimension. Dambar cannot be located on the lower radius or the foot.
- 4. "L" is the length of terminal for soldering to a substrate.
- 5. "b" & "C" include lead finish thickness.




Figure 13: Package Outline & Dimensions

10. Revision History

October 13, 1999: First Release, V1.0.

March 7, 2000: Second Release, V1.1: Throughout: changed encoder registers (40-8D) from little endian to big endian; p. 1, new patent referenced; p.12, corrected table by adding VGA_CKOUTTL, specifying proper clock for non-Intel designs, and proper Syncs for nVidia; p. 13, HSYNC_OUT & VSYNC_OUT are for Slave Mode; p. 14, CSYNC is active high and reverence output voltage is 1.276 V; p. 18 & 39, corrected width of Burst Width register; p. 29, added HSOUTWID, HSOUTST, HSOUTEND registers description; p. 36, added VSOUTWID, VSOUTST, VSOUTEND registers description; p. 52, changes to 7.3 layout considerations; p. 53-4, corrected 5V tolerant issues; p. 56, added V_{IREF}.

June 24, 2000: Third Release, V1.2: minor updates for clarity & formatting, p. 52, updated analog bypass recommendations; p. 58, added pin picture; p. 59, fixed part mark.

11. Order Information

Order Number		Temperature Range	Screening	Package	Package Marking
	444-2131	0°C to 65°C	Commercial	100 Lead PQFP	FS450AC
	444-2132	0°C to 65°C	Commercial	100 Lead PQFP	FS451AC

Package Markings:

FOCUS
Enhancements
iNet TV FS45x
<YYWWR>
<fab lot id>

where x = 0, or 1; YY=year; WW=work week; R=Revision.

Please forward suggestions and corrections as soon as possible to the email address below. The information herein is accurate to the best of FOCUS' knowledge, but not all specifications have been characterized or tested at the time of the release of this document. Parameters will be updated as soon as possible and updates made available.

All parameters contained in this specification are guaranteed by design, characterization, sample testing or 100% testing as appropriate. Focus Enhancements reserves the right to change products and specifications without notice. This information does not convey any license under patent rights of Focus Enhancements, Inc. or others.

Critical Applications Policy

Focus Enhancements components are not designed for use in Critical Applications. Critical Applications are products whose use may involve risks of death, personal injury, severe property damage or environmental damage or life support applications, devices, or systems, wherein a failure or malfunction of the component can reasonably be expected to result in death or personal injury. The user of Focus Enhancements components in Critical Applications assumes all risk of such use and indemnifies Focus Enhancements against all damages.

FOCUS Enhancements, Inc.

FS401, FS402, FS403 PRODUCT SPECIFICATION

REV. NO. 1.2

600 Research Drive Phone: (978) 988-5888 Wilmington, MA 01887 Fax: (978) 988-7555

www.FOCUSinfo.com Email: info@FOCUSinfo.com