

FEATURES:

- SST49LF004B: 512K x8 (4 Mbit)
- Conforms to Intel LPC Interface Specification 1.1
 - Supports Single-Byte LPC Memory and Firmware Memory Cycle Types
- Flexible Erase Capability
 - Uniform 4 KByte sectors
 - Uniform 64 KByte overlay blocks
 - Chip-Erase for PP Mode Only
- Single 3.0-3.6V Read and Write Operations
- Superior Reliability
 - Endurance: 100,000 Cycles (typical)
 - Greater than 100 years Data Retention
- Low Power Consumption
 - Active Read Current: 6 mA (typical)
 - Standby Current: 10 µA (typical)

Fast Sector-Erase/Byte-Program Operation

- Sector-Erase Time: 18 ms (typical)
- Block-Erase Time: 18 ms (typical)
- Chip-Erase Time: 70 ms (typical)
- Byte-Program Time: 14 µs (typical)
- Chip Rewrite Time: 8 seconds (typical)

Two Operational Modes

- Low Pin Count (LPC) interface mode for in-system operation
- Parallel Programming (PP) mode for fast production programming
- LPC Interface Mode
 - 5-signal LPC bus interface supporting byte Read and Write
 - 33 MHz clock frequency operation
 - WP# and TBL# pins provide hardware write protect for entire chip and/or top Boot Block
 - Block Locking Registers for individual block write-lock and lock-down protection
 - JEDEC Standard SDP Command Set
 - Data# Polling and Toggle Bit for End-of-Write detection
 - 5 GPI pins for system design flexibility
 - 4 ID pins for multi-chip selection
- Parallel Programming (PP) Mode
 - 11-pin multiplexed address and 8-pin data I/O interface
 - Supports fast programming in-system on programmer equipment
- CMOS and PCI I/O Compatibility
- Packages Available
- 32-lead PLCC
 - 40-lead TSOP (10mm x 20mm)

PRODUCT DESCRIPTION

The SST49LF004B flash memory device is designed to interface with host controllers (chipsets) that support a lowpin-count (LPC) interface for BIOS applications. The SST49LF004B device complies with Intel's LPC Interface Specification 1.1, supporting single-byte Firmware Memory and LPC Memory cycle types.

The SST49LF004B is backward compatible to the SST49LF00xA Firmware Hub and the SST49LF0x0A LPC Flash. In this document, FWH mode in the SST49LF0xAA specification is referenced as the Firmware Memory Read/ Write cycle and LPC mode in the SST49LF0x0A specification is referenced as the LPC Memory Read/Write cycle. Two interface modes are supported by the SST49LF004B: LPC mode (Firmware Memory and LPC Memory cycle types) for in-system operations and Parallel Programming (PP) mode to interface with programming equipment.

The SST49LF004B flash memory device is manufactured with SST's proprietary, high-performance SuperFlash technology. The split-gate cell design and thick-oxide tunneling injector attain greater reliability and manufacturability com-

pared with alternative approaches. The SST49LF004B device significantly improves performance and reliability, while lowering power consumption. The SST49LF004B device writes (Program or Erase) with a single 3.0-3.6V power supply.

The SST49LF004B provides a maximum Byte-Program time of 20 µsec. The entire memory can be erased and programmed byte-by-byte in 8 seconds when using status detection features such as Toggle Bit or Data# Polling to indicate the completion of Program operation. To protect against inadvertent writes, the SST49LF004B device has on-chip hardware and software write protection schemes. It is offered with a typical endurance of 100,000 cycles. Data retention is rated at greater than 100 years.

The SST49LF004B uses less energy during Erase and Program than alternative flash memory technologies. The total energy consumed is a function of the applied voltage, current and time of application. Since for any given voltage range the SuperFlash technology uses less current to pro-

^{©2003} Silicon Storage Technology, Inc. S71232-02-000 12/03

The SST logo and SuperFlash are registered trademarks of Silicon Storage Technology, Inc. Intel is a registered trademark of Intel Corporation. These specifications are subject to change without notice.



4 Mbit LPC Firmware Flash SST49LF004B

or hardware does not have to be calibrated or correlated to

the cumulative number of Erase cycles as is necessary

with alternative flash memory technologies, whose Erase and Program times increase with accumulated Erase/Pro-

Data Sheet

gram and has a shorter erase time, the total energy consumed during any Erase or Program operation is less than alternative flash memory technologies.

The SuperFlash technology provides fixed Erase and Program times, independent of the number of Erase/Program cycles that have occurred. This means the system software

TABLE OF CONTENTS

PRODUCT DESCRIPTION 1
LIST OF FIGURES
LIST OF TABLES
FUNCTIONAL BLOCKS
PIN ASSIGNMENTS
PIN DESCRIPTIONS
Clock. S Input/Output Communications S Input Communication Frame. S Interface Mode Select. S Reset. S Identification Inputs. S General Purpose Inputs S Write Protect / Top Block Lock S Row / Column Select S Output Enable S Write Enable S No Connection S
DEVICE MEMORY MAP
DESIGN CONSIDERATIONS
PRODUCT IDENTIFICATION
MODE SELECTION

gram cycles.

4 Mbit LPC Firmware Flash SST49LF004B



Data Sheet

LPC MODE
Device Operation
Firmware Memory Read Cycle
Firmware Memory Write Cycle
LPC Memory Read Cycle
LPC Memory Write Cycle
Abort Mechanism
Response to Invalid Fields for Firmware Memory Cycle
Response to Invalid Fields for LPC Memory Cycle
Multiple Device Selection
Write Operation Status Detection 18
•
Registers
PARALLEL PROGRAMMING MODE
Device Operation
Write Operation Status Detection
Data Protection (PP Mode)
SOFTWARE COMMAND SEQUENCE
ELECTRICAL SPECIFICATIONS
DC Characteristics
AC Characteristics (LPC Mode)
AC Characteristics (PP Mode) 30
PRODUCT ORDERING INFORMATION
PACKAGING DIAGRAMS

3



LIST OF FIGURES

FIGURE 1: Pin Assignments for 32-lead PLCC	7
FIGURE 2: Pin Assignments for 40-lead TSOP (10mm x 20mm)	7
FIGURE 3: Device Memory Map	. 10
FIGURE 4: Firmware Memory Read Cycle Waveform	12
FIGURE 5: Firmware Memory Write Cycle Waveform	13
FIGURE 6: LPC Memory Read Cycle Waveform	. 14
FIGURE 7: LPC Memory Write Cycle Waveform	
FIGURE 8: LCLK Waveform (LPC Mode)	
FIGURE 9: Output Timing Parameters (LPC Mode)	. 27
FIGURE 10: Input Timing Parameters (LPC Mode)	. 27
FIGURE 11: Reset Timing Diagram (LPC Mode)	
FIGURE 12: Reset Timing Diagram (PP Mode)	. 29
FIGURE 13: Read Cycle Timing Diagram (PP Mode)	. 31
FIGURE 14: Write Cycle Timing Diagram (PP Mode)	. 31
FIGURE 15: Data# Polling Timing Diagram (PP Mode)	
FIGURE 16: Toggle Bit Timing Diagram (PP Mode)	
FIGURE 17: Byte-Program Timing Diagram (PP Mode)	
FIGURE 18: Sector-Erase Timing Diagram (PP Mode)	
FIGURE 19: Block-Erase Timing Diagram (PP Mode)	
FIGURE 20: Chip-Erase Timing Diagram (PP Mode)	
FIGURE 21: Software ID Entry and Read (PP Mode)	
FIGURE 22: Software ID Exit (PP Mode)	. 35
FIGURE 23: AC Input/Output Reference Waveforms	
FIGURE 24: A Test Load Example.	. 36

4




LIST OF TABLES

TABLE	1: Pin Description
TABLE	2: Product Identification
TABLE	3: Firmware and LPC Memory Cycles START Field Definition
TABLE	4: Firmware Memory Read Cycle Field Definitions 12
TABLE	5: Firmware Memory Write Cycle 13
TABLE	6: LPC Memory Read Cycle Field Definitions 14
TABLE	7: LPC Memory Write Cycle Field Definitions
TABLE	8: Firmware Memory Multiple Device Selection Configuration
TABLE	9: LPC Memory Multiple Device Selection Configuration
TABLE	10: Block Locking Registers
TABLE	11: Block Locking Register Bits
TABLE	12: Operation Modes Selection (PP Mode) 21
TABLE	13: Software Command Sequence 22
TABLE	14: DC Operating Characteristics (All Interfaces) 24
TABLE	15: Recommended System Power-up Timings 24
TABLE	16: Pin Capacitance
TABLE	17: Reliability Characteristics
TABLE	18: Clock Timing Parameters (LPC Mode) 25
TABLE	19: Read/Write Cycle Timing Parameters (LPC Mode)
TABLE	20: AC Input/Output Specifications (LPC Mode)
TABLE	21: Interface Measurement Condition Parameters (LPC Mode)
TABLE	22: Reset Timing Parameters (LPC Mode) 28
TABLE	23: Reset Timing Parameters (PP Mode) 29
TABLE	24: Read Cycle Timing Parameters (PP Mode)
TABLE	25: Program/Erase Cycle Timing Parameters (PP Mode)
TABLE	26: Revision History



FUNCTIONAL BLOCKS



4 Mbit LPC Firmware Flash SST49LF004B



Data Sheet

PIN ASSIGNMENTS




FIGURE 1: PIN ASSIGNMENTS FOR 32-LEAD PLCC




FIGURE 2: PIN ASSIGNMENTS FOR 40-LEAD TSOP (10MM X 20MM)



PIN DESCRIPTIONS

TABLE1: PIN DESCRIPTION

			Inte	rface		
Symbol	Pin Name	Type ¹	PP	LPC	Functions	
LCLK	Clock	I		Х	To provide a clock input to the control unit	
LAD[3:0]	Address and	I/O		Х	To provide LPC bus information such as addresses and command	
	Data				inputs/outputs data.	
LFRAME#	Frame	I		Х	To indicate start of a data transfer operation; also used to abort an LPC cycle in progress.	
MODE	Interface Mode Select	I	X	Х	This pin determines which interface is operational. When held high, programmer mode is enabled and when held low, LPC mode is enabled. This pin must be set at power-up or before returning from reset and must not change during device operation. This pin must be held high (V _{IH}) for PP mode and low (V _{IL}) for LPC mode. This pin is internally pulled-down with a resistor between 20-100 K Ω	
RST#	Reset	I	Х	Х	To reset the operation of the device	
INIT#	Initialize	I		Х	This is the second reset pin for in-system use. This pin functions identically to RST#.	
ID[3:0]	Identification Inputs	I		X	These four pins are part of the mechanism that allows multiple parts to be attached to the same bus. The strapping of these pins is used to identify the component. The boot device must have ID[3:0]=0000, all subsequent devices should use sequential count-up strapping. These pins are internally pulled-down with a resistor between 20-100 K Ω	
GPI[4:0]	General Purpose Inputs	I		X	These individual inputs can be used for additional board flexibility. The state of these pins can be read through LPC registers. These inputs should be at their desired state before the start of the LPC clock cycle during which the read is attempted, and should remain in place until the end of the Read cycle. Unused GPI pins must not be floated.	
TBL#	Top Block Lock	I		Х	When low, prevents programming to the boot block sectors at the top of the device memory. When TBL# is high it disables hardware write protection for the top block sectors. This pin cannot be left unconnected.	
WP#	Write Protect	I		Х	When low, prevents programming to all but the highest addressable blocks. When WP# is high it disables hardware write protection for these blocks. This pin cannot be left unconnected.	
R/C#	Row/Column Select	I	Х		Select for the Programming interface, this pin determines whether the address pins are pointing to the row addresses, or to the column addresses.	
A ₁₀ -A ₀	Address	I	X		Inputs for low-order addresses during Read and Write operations. Addresses are internally latched during a Write cycle. For the programming interface, these addresses are latched by R/C# and share the same pins as the high-order address inputs.	
DQ7-DQ0	Data	I/O	Х		To output data during Read cycles and receive input data during Write cycles. Data is internally latched during a Write cycle. The outputs are in tri-state when OE# is high.	
OE#	Output Enable	I	Х		To gate the data output buffers.	
WE#	Write Enable		Х		To control the Write operations.	
RES	Reserved			Х	These pins must be left unconnected.	
V _{DD}	Power Supply	PWR	Х	Х	To provide power supply (3.0-3.6V)	
V _{SS}	Ground	PWR	Х	Х	Circuit ground (0V reference)	
NC	No Connection		N/A	N/A	Unconnected pins.	

1. I = Input, O = Output

T1.0 1232

Clock

The LCLK pin accepts a clock input from the host controller.

Input/Output Communications

The LAD[3:0] pins are used to serially communicate cycle information such as cycle type, cycle direction, ID selection, address, data, and sync fields.

Input Communication Frame

The LFRAME# pin is used to indicate start of a LPC bus cycle. The pin is also used to abort an LPC bus cycle in progress.

Interface Mode Select

The MODE pin is used to set the interface mode. If the mode pin is set to logic high, the device is in PP mode. If the mode pin is set low, the device is in the LPC mode. The mode selection pin must be configured prior to device operation. The mode pin is internally pulled down if the pin is left unconnected.

Reset

A V_{IL} on INIT# or RST# pin initiates a device reset. INIT# and RST# pins have the same function internally. It is required to drive INIT# or RST# pins low during a system reset to ensure proper CPU initialization. During a Read operation, driving INIT# or RST# pins low deselects the device and places the output drivers, LAD[3:0], in a high impedance state. The reset signal must be held low for a minimum of time T_{RSTP} A reset latency occurs if a reset procedure is performed during a Program or Erase operation. See Table 22 and Table 23, Reset Timing Parameters, for more information. A device reset during an active Program or Erase operation will abort the operation and memory contents may become invalid due to data being altered or corrupted from an incomplete Erase or Program operation.

Identification Inputs

These pins are part of a mechanism that allows multiple devices to be attached to the same bus. The strapping of these pins is used to identify the component. The boot device must have ID[3:0] = 0; all subsequent devices should use sequential count-up strapping. These pins are internally pulled-down with a resistor between 20-100 K Ω

General Purpose Inputs

The General Purpose Inputs (GPI[4:0]) can be used as digital inputs for the CPU to read. The GPI register holds the values on these pins. The data on the GPI pins must be stable before the start of a GPI register Read and remain stable until the Read cycle is complete. The pins must be driven low, V_{IL} , or high, V_{IH} but not left unconnected (float).

Write Protect / Top Block Lock

The Top Boot Lock (TBL#) and Write Protect (WP#) pins are provided for hardware write protection of device memory in the SST49LF004B. The TBL# pin is used to write protect 64 KByte at the highest memory address range for the SST49LF004B. WP# pin write protects the remaining sectors in the flash memory. An active low signal at the TBL# pin prevents Program and Erase operations of the top boot block. When TBL# pin is held high, the hardware write protection of the top boot block is disabled. The WP# pin serves the same function for the remaining blocks of the device memory. The TBL# and WP# pins write protection functions operate independently of one another. Both TBL# and WP# pins must be set to their required protection states prior to starting a Program or Erase operation. A logic level change occurring at the TBL# or WP# pin during a Program or Erase operation could cause unpredictable results.

Row / Column Select

The R/C# pin is used to control the multiplex address inputs in Parallel Programming (PP) mode. The column addresses are mapped to the higher internal addresses (A_{18-11}), and the row addresses are mapped to the lower internal address (A_{10-0}).

Output Enable

The OE# pin is used to gate the output data buffers in PP mode.

Write Enable

The WE# pin is used to control the write operations in PP mode.

No Connection

These pins are not connected internally.



Data Sheet



DEVICE MEMORY MAP




FIGURE 3: DEVICE MEMORY MAP

DESIGN CONSIDERATIONS

SST recommends a high frequency 0.1 μ F ceramic capacitor to be placed as close as possible between V_{DD} and V_{SS} less than 1 cm away from the V_{DD} pin of the device. Additionally, a low frequency 4.7 μ F electrolytic capacitor from V_{DD} to V_{SS} should be placed within 1 cm of the V_{DD} pin. If a socket is used for programming purposes, an additional 1-10 μ F should be added next to each socket.

The RST# and INIT# pins must remain stable at V_{IH} for the entire duration of an Erase or Program operation. WP# must remain stable at V_{IH} for the entire duration of the Erase and Program operations for non-Boot Block sectors. To write data to the top Boot Block sectors, the TBL# pin must also remain stable at V_{IH} for the entire duration of the Erase and Program operations.

PRODUCT IDENTIFICATION

The Product Identification mode identifies the device as the SST49LF004B and manufacturer as SST.

TABLE 2: PRODUCT IDENTIFICATION

	Ad	Data	
	PP Mode	LPC Mode ¹	
Manufacturer's ID	0000H	FFBC 0000H	BFH
Device ID			
SST49LF004B	0001H	FFBC 0001H	60H ²

T2.0 1232 1. Address shown in this column is for boot device only. Address locations should appear elsewhere in the 4 GByte system memory map depending on ID strapping values on ID[3:0] pins when multiple LPC memory devices are used in a system.

2. The device ID for SST49LF004B is the same as SST49LF004A.



MODE SELECTION

The SST49LF004B flash memory device operates in two distinct interface modes: the LPC mode and the Parallel Programming (PP) mode. In LPC mode, communication between the Host and the SST49LF004B occurs via the 4-bit I/O communication signals, LAD[3:0], and LFRAME#. In PP mode, the device is controlled via the 11 addresses, A_{10} - A_0 , and 8 I/O, DQ₇-DQ₀, signals. The address inputs are multiplexed in row and column selected by control signal R/C# pin. The row addresses are mapped to the lower internal addresses (A_{10-0}), and the column addresses are mapped to the higher internal address (A_{18-11}). See Figure 3, Device Memory Map, for address assignments.

LPC MODE

Device Operation

The LPC mode uses a 5-signal communication interface consisting of one control line, LFRAME#, which is driven by the host to start or abort a bus cycle, and a 4-bit data bus, LAD[3:0], which is used to communicate cycle type, cycle direction, ID selection, address, data and sync fields. The device enters standby mode when LFRAME# is high and no internal operation is in progress.

The SST49LF004B supports both single-byte Firmware Memory Read/Write cycles and single-byte LPC Memory Read/Write cycles as defined in Intel's Low-Pin-Count Interface Specification, Revision 1.1. The host drives LFRAME# low for one or more clock cycles to initiate an LPC cycle. The last latched value of LAD[3:0] before LFRAME# is the START value. The START value determines whether the SST49LF004B will respond to a Firmware Memory Read/Write cycle or a LPC Memory Read/ Write cycle as defined in Table 3.

TABLE 3: FIRMWARE AND LPC MEMORY CYCLES START FIELD DEFINITION

START	
Value	Definition
0000	Start of an LPC memory cycle. The direction (Read or Write) is determined by the second field of the LPC cycle.
1101	Start of a Firmware Memory Read cycle
1110	Start of a Firmware Memory Write cycle

T3.0 1232

See following sections for details of Firmware Memory and LPC Memory cycle types. JEDEC standard SDP (Software Data Protection) Program and Erase command sequences are used to initiate Firmware and LPC Memory Program and Erase operations. See Table 12 for a listing of Program and Erase commands. Chip-Erase is only available in PP mode.




Firmware Memory Read Cycle

Clock Cycle	Field Name	Field Contents LAD[3:0] ¹	LAD[3:0] Direction	Comments
1	START	1101	IN LFRAME# must be active (low) for the device to respor Only the last field latched before LFRAME# transitions will be recognized. The START field contents (1101b) in cate a Firmware Memory Read cycle.	
2	IDSEL	0000 to 1111	IN	Indicates which SST49LF004B device should respond. If the IDSEL (ID select) field matches the value of ID[3:0], the device will respond to the LPC bus cycle.
3-9	MADDR	YYYY	IN	These seven clock cycles make up the 28-bit memory address. YYYY is one nibble of the entire address. Addresses are transferred most-significant nibble first.
10	MSIZE	0000 (1 Byte)	IN The MSIZE field indicates how many bytes will be tra ferred during multi-byte operations. The SST49LF004 supports single-byte operation. MSIZE=0000b	
11	TAR0	1111	IN then Float In this clock cycle, the master (Intel ICH) has driven t to all '1's and then floats the bus, prior to the next clo cycle. This is the first part of the bus "turnaround cyc	
12	TAR1	1111 (float)	Float then The SST49LF004B takes control of the bus during th OUT cycle.	
13	RSYNC	0000 (READY)	OUT During this clock cycle, the device generates a "ready (RSYNC) indicating that the device has received the data.	
14	DATA	ZZZZ	OUT ZZZZ is the least-significant nibble of the data byte.	
15	DATA	ZZZZ	OUT	ZZZZ is the most-significant nibble of the data byte.
16	TAR0	1111	OUT then Float	In this clock cycle, the SST49LF004B drives the bus to all ones and then floats the bus prior to the next clock cycle. This is the first part of the bus "turnaround cycle."
17	TAR1	1111 (float)	Float then IN	The host resumes control of the bus during this cycle.

TABLE 4: FIRMWARE MEMORY READ CYCLE FIELD DEFINITIONS

1. Field contents are valid on the rising edge of the present clock cycle.

T4.0 1232



1232 F03.0

FIGURE 4: FIRMWARE MEMORY READ CYCLE WAVEFORM




Firmware Memory Write Cycle

Clock Cycle	Field Name	Field Contents LAD[3:0] ¹	LAD[3:0] Direction	Comments	
1	START	1110	IN LFRAME# must be active (low) for the device respond. Only the last field latched before LFR transitions high will be recognized. The START contents (1110b) indicate a Firmware Memory cycle.		
2	IDSEL	0000 to 1111	IN Indicates which SST49LF004B device should respond. If the IDSEL (ID select) field matches the value of ID[3:0], the device will respond to the mer ory cycle.		
3-9	MADDR	YYYY	IN These seven clock cycles make up the 28-bit mer address. YYYY is one nibble of the entire address Addresses are transferred most-significant nibble		
10	MSIZE	0000 (1 Byte)	IN	The MSIZE field indicates how many bytes will be transferred during multi-byte operations. The device only supports single-byte writes. MSIZE=0000b	
11	DATA	ZZZZ	IN ZZZZ is the least-significant nibble of the data byte.		
12	DATA	ZZZZ	IN ZZZZ is the most-significant nibble of the data byte.		
13	TAR0	1111	IN then Float In this clock cycle, the host drives the bus to all '1's then floats the bus prior to the next clock cycle. Th the first part of the bus "turnaround cycle."		
14	TAR1	1111 (float)	Float then OUT The SST49LF004B takes control of the bus durin cycle.		
15	RSYNC	0000	OUT During this clock cycle, the device generates a "r sync" (RSYNC) indicating that the device has red the input data.		
16	TAR0	1111	OUT then Float In this clock cycle, the SST49LF004B drives the bu all '1's and then floats the bus prior to the next cloc cycle. This is the first part of the bus "turnaround cycle."		
17	TAR1	1111 (float)	Float then IN	The host resumes control of the bus during this cycle.	

TABLE 5: FIRMWARE MEMORY WRITE CYCLE

1. Field contents are valid on the rising edge of the present clock cycle.










LPC Memory Read Cycle

Clock Cycle	Field Name	Field Contents LAD[3:0] ¹	LAD[3:0] Direction	Comments
1	START	0000	IN	LFRAME# must be active (low) for the device to respond. Only the last field latched before LFRAME# transitions high will be recognized. The START field contents (0000b) indicate an LPC Memory cycle.
2	CYCTYPE + DIR	010X	IN	Indicates the type of LPC Memory cycle. Bits 3:2 must be "01b" for memory cycle. Bit 1 indicates the type of transfer "0" for Read. Bit 0 is reserved.
3-10	ADDR	YYYY	IN Address Phase for Memory Cycle. LPC protocol support bit address phase. YYYY is one nibble of the entire addresses are transferred most-significant nibble first.	
11	TAR0	1111	IN In this clock cycle, the host drives the bus to all 1s a then Float floats the bus. This is the first part of the bus "turnar	
12	TAR1	1111 (float)	Float then OUT	The SST49LF004B takes control of the bus during this cycle.
13	SYNC	0000	OUT The SST49LF004B outputs the value 0000b indicating has received data.	
14	DATA	ZZZZ	OUT	ZZZZ is the least-significant nibble of the data byte.
15	DATA	ZZZZ	OUT	ZZZZ is the most-significant nibble of the data byte.
16	TAR0	1111	IN then Float	In this clock cycle, the host drives the bus to all 1s and then floats the bus. This is the first part of the bus "turnaround cycle."
17	TAR1	1111 (float)	Float The SST49LF004B takes control of the bus during this cycle then OUT	

TABLE 6: LPC MEMORY READ CYCLE FIELD DEFINITIONS

1. Field contents are valid on the rising edge of the present clock cycle.

T6.0 1232



1232 F05.1

FIGURE 6: LPC MEMORY READ CYCLE WAVEFORM




LPC Memory Write Cycle

Clock Cycle	Field Name	Field Contents LAD[3:0] ¹	LAD[3:0] Direction	Comments	
1	START	0000	IN LFRAME# must be active (low) for the device to respond. Only the last field latched before LFRAME transitions high will be recognized. The START field contents (0000b) indicate an LPC Memory cycle.		
2	CYCTYPE + DIR	011X	IN	Indicates the type of LPC Memory cycle. Bits 3:2 must be "01b" for memory cycle. Bit 1 indicates the type of transfer "1" for Write. Bit 0 is reserved.	
3-10	ADDR	ΥΥΥΥ	IN	Address Phase for Memory Cycle. LPC protocol sup- ports a 32-bit address phase. YYYY is one nibble of the entire address. Addresses are transferred most significant nibble first.	
11	DATA	ZZZZ	IN	ZZZZ is the least-significant nibble of the data byte.	
12	DATA	ZZZZ	IN	ZZZZ is the most-significant nibble of the data byte.	
13	TAR0	1111	IN	N In this clock cycle, the host drives the bus to all '1's an then floats the bus. This is the first part of the bus "tu around cycle."	
14	TAR1	1111 (float)	Float then OUT	The SST49LF004B takes control of the bus during this cycle.	
15	SYNC	0000	OUT The SST49LF004B outputs the values 0000, indiction that it has received data or a flash command.		
16	TAR0	1111	OUT then Float In this clock cycle, the SST49LF004B drives the bus all '1's and then floats the bus. This is the first part the bus "turnaround cycle."		
17	TAR1	1111 (float)	Float then IN	Host resumes control of the bus during this cycle.	

TABLE 7: LPC MEMORY WRITE CYCLE FIELD DEFINITIONS

1. Field contents are valid on the rising edge of the present clock cycle.

T7.0 1232







Abort Mechanism

If LFRAME# is driven low for one or more clock cycles after the start of a bus cycle, the cycle will be terminated. The host may drive LAD[3:0] with '1111b' (ABORT nibble) to return the interface to ready mode. The ABORT only affects the current bus cycle. For a multi-cycle command sequence, such as the Erase or Program SDP commands, ABORT doesn't interrupt the entire command sequence, only the current bus cycle of the command sequence. The host can re-send the bus cycle for the aborted command and continue the SDP command sequence after the device is ready again.

Response to Invalid Fields for Firmware Memory Cycle

The SST49LF004B will not explicitly indicate that it has received invalid field sequences. The response to specific invalid fields or sequences is as follows:

ID mismatch: If the IDSEL field does not match ID[3:0], the device will ignore the cycle. See Multiple Device Selection section for details.

Address out of range: The address sequence is 7 fields long (28 bits) for Firmware Memory bus cycles, but only A_{22} and A_{18} : A_0 will be decoded by SST49LF004B. Address A_{22} has the special function of directing reads and writes to the flash core (A_{22} =1) or to the register space (A_{22} =0).

Invalid MSIZE field: If the device receives an invalid MSIZE field during a Firmware Memory Read or Write cycle, the device will reset and no operation will be attempted. The SST49LF004B will not generate any kind of response in this situation. Invalid size fields for a Firmware Memory cycle are any data other than 0000b.

Once valid START, IDSEL, and MSIZE fields are received, the SST49LF004B will always complete the bus cycle. However, if the device is busy performing a flash Erase or Program operation, no new Write command (memory write or register write) will be executed.

Response to Invalid Fields for LPC Memory Cycle

ID mismatch: ID information is included in the address bits of every LPC Memory cycle. Address bits A_{23} , A_{21} : A_{19} are used to select the device with proper IDs. The SST49LF004B will compare the ID bits in the address field with ID[3:0]. If the ID bits in the address do not correspond to the hardware ID pins the device will ignore the cycle. See Multiple Device Selection section for details.

Address out of range: The address sequence is 8 fields long (32 bits). Address bits A_{23} , A_{21} : A_{19} are used to select the device with proper IDs. The SST49LF004B responds to address range FFFF FFFFH to FF80 0000H and 000F FFFFH to 000E 0000H during LPC memory cycle transfers. Address A_{22} has the special function of directing reads and writes to the flash core (A_{22} =1) or to the register space (A_{22} =0).

Once valid START, CYCTYPE + DIR, and address range (including ID bits) are received, the SST49LF004B will always complete the bus cycle. However, if the device is busy performing a flash Erase or Program operation, no new internal Write command (memory Write or register Write) will be executed. As long as the states of LAD[3:0] and LFRAME# are known, the response of the SST49LF004B to signals received during the LPC cycle should be predictable.

Multiple Device Selection

Multiple LPC flash devices may be strapped to increase memory densities in a system. The four ID pins, ID[3:0], allow up to 16 devices to be attached to the same bus by using different ID strapping in a system. BIOS support, bus loading, or the attaching bridge may limit this number. The boot device must have an ID of 0000b (determined by ID[3:0]); subsequent devices use incremental numbering. Equal density must be used with multiple devices.

Multiple Device Selection for Firmware Memory Cycle

For Firmware Memory Read/Write cycles, hardware strapping values on ID[3:0] must match the values in IDSEL field. See Table 8 for multiple device selection configurations. The SST49LF004B will compare the IDSEL field with ID[3:0]'s strapping values. If there is a mismatch, the device will ignore the reminder of the cycle.

TABLE 8: FIRMWARE MEMORY MULTIPLE DEVICE **SELECTION CONFIGURATION**

Device #	ID[3:0]	IDSEL
0 (Boot device)	0000	0000
1	0001	0001
2	0010	0010
3	0011	0011
4	0100	0100
5	0101	0101
6	0110	0110
7	0111	0111
8	1000	1000
9	1001	1001
10	1010	1010
11	1011	1011
12	1100	1100
13	1101	1101
14	1110	1110
15	1111	1111
		T8.0 1232

T8.0 1232



Data Sheet

Multiple Device Selection for LPC Memory Cycle

For LPC Memory Read/Write cycles, ID information is included in the address bits of every cycle. The ID bits in the address field are the inverse of the hardware strapping. The address bits (A23, A21:A19) are used to select the device with proper IDs. See Table 9 for multiple device selection configurations. The SST49LF004B will compare these bits with ID[3:0]'s strapping values. If there is a mismatch, the device will ignore the remainder of the cycle.

TABLE	9: LPC MEMORY MULTIPLE DEVICE
	SELECTION CONFIGURATION

Device #	ID[3:0]	A _{23,} A ₂₁ :A ₁₉
0 (Boot device)	0000	1111
1	0001	1110
2	0010	1101
3	0011	1100
4	0100	1011
5	0101	1010
6	0110	1001
7	0111	1000
8	1000	0111
9	1001	0110
10	1010	0101
11	1011	0100
12	1100	0011
13	1101	0010
14	1110	0001
15	1111	0000

T9.0 1232



4 Mbit LPC Firmware Flash SST49LF004B

Data Sheet

Write Operation Status Detection

The SST49LF004B device provides two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system Write cycle time. The software detection includes two status bits: Data# Polling, D[7], and Toggle Bit, D[6]. The End-of-Write detection mode is incorporated into the Firmware Memory and LPC Memory Read cycles. The actual completion of the nonvolatile write is asynchronous with the system. Therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either D[7] or D[6]. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, then the device has completed the Write cycle, otherwise the rejection is valid.

Data# Polling

When the SST49LF004B device is in the internal Program operation, any attempt to read D[7] will produce the complement of the true data. Once the Program operation is completed, D[7] will produce true data. Note that even though D[7] may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid. Valid data will appear on the entire data bus in subsequent successive Read cycles after an interval of 1 µs. During an internal Erase operation, any attempt to read D[7] will produce a '0'. Once the internal Erase operation is completed, D[7] will produce a '1'. Proper status will not be given using Data# Polling if the address is in the invalid range.

Toggle Bit

During the internal Program or Erase operation, any consecutive attempts to read D[6] will produce alternating 0s and 1s, i.e., toggling between 0 and 1. When the internal Program or Erase operation is completed, the toggling will stop. Note that even though D[6] may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid. Valid data will appear on the entire data bus in subsequent successive Read cycles after an interval of 1 μ s. Proper status will not be given using Toggle Bit if the address is in the invalid range.

Registers

There are three types of registers available on the SST49LF004B, the General Purpose Inputs register, Block Locking registers, and the JEDEC ID registers. These reg-

isters appear at their respective address location in the 4 GByte system memory map. Unused register locations will read as 00H. Any attempt to read or write any register during an internal Write operation will be ignored.

General Purpose Inputs Register

The GPI_REG (General Purpose Inputs Register) passes the state of GPI[4:0] to the outputs. It is recommended that the GPI[4:0] pins are in the desired state before LFRAME# is brought low for the beginning of the bus cycle, and remain in that state until the end of the cycle. There is no default value since this is a pass-through register. The GPI register for the boot device appears at FFBC0100H in the 4 GByte system memory map, and will appear elsewhere if the device is not the boot device. The register is not available to be read when the device is in Erase/Program operation.

Block Locking Registers

SST49LF004B provides software controlled lock protection through a set of Block Locking registers. The Block Locking registers are Read/Write registers and are accessible through standard addressable memory locations specified in Table 10 and Table 11. Unused register locations will read as 00H.

Write Lock: The Write-Lock bit, bit 0, controls the lock state. The default Write status of all blocks after power up is write locked. When bit 0 of the Block Locking register is set, Program and Erase operations for the corresponding block are prevented. Clearing the Write-Lock bit will unprotect the block. The Write-Lock bit must be cleared prior to starting a Program or Erase operation since it is sampled at the beginning of the operation. The Write-Lock bit functions in conjunction with the hardware Write Lock pin TBL# for the top Boot Block. When TBL# is low, it overrides the software locking scheme. The top Boot Block Locking register does not indicate the state of the TBL# pin. The Write-Lock bit functions in conjunction with the hardware WP# pin for blocks 0 to 6. When WP# is low, it overrides the software locking scheme. The Block Locking registers do not indicate the state of the WP# pin.

Lock Down: The Lock-Down bit, bit 1, controls the Block Locking registers. The default Lock Down status of all blocks upon power-up is not locked down. Once the Lock-Down bit is set, any future attempted changes to that Block Locking register will be ignored. The Lock-Down bit is only cleared upon a device reset with RST# or INIT# or power down. Current Lock Down status of a particular block can be determined by reading the corresponding Lock-Down bit.



TABLE 10: BLOCK LOCKING REGISTERS

Register	Block Size	Protected Memory Address Package	Memory Map Register Address
T_BLOCK_LK	64K	07FFFFH - 070000H	FFBF0002H
T_MINUS01_LK	64K	06FFFFH - 060000H	FFBE0002H
T_MINUS02_LK	64K	05FFFFH - 050000H	FFBD0002H
T_MINUS03_LK	64K	04FFFFH - 040000H	FFBC0002H
T_MINUS04_LK	64K	03FFFFH - 030000H	FFBB0002H
T_MINUS05_LK	64K	02FFFFH - 020000H	FFBA0002H
T_MINUS06_LK	64K	01FFFFH - 010000H	FFB90002H
T_MINUS07_LK	64K	00FFFFH - 000000H	FFB80002H

T10.0 1232

TABLE 11: BLOCK LOCKING REGISTER BITS

Reserved Bit [72]	Lock-Down Bit [1]	Write-Lock Bit [0]	Lock Status
000000	0	0	Full Access
000000	0	1	Write Locked (Default State at Power-Up)
000000	1	0	Locked Open (Full Access Locked Down)
000000	1	1	Write Locked Down

T11.0 1232

JEDEC ID Registers

The JEDEC ID registers provide access to the manufacturer and device ID information with a single Read cycle. The JEDEC ID registers for the boot device appear at FFBC0000H and FFBC0001H in the 4 GByte system memory map, and will appear elsewhere if the device is not the boot device. Registers are not available for read when the device is in Erase/Program operation. Refer to Table 2 for product identification information.



PARALLEL PROGRAMMING MODE

Device Operation

Commands are used to initiate the memory operation functions of the device. The data portion of the software command sequence is latched on the rising edge of WE#. During the software command sequence the row address is latched on the falling edge of R/C# and the column address is latched on the rising edge of R/C#.

Read

The Read operation of the SST49LF004B device is controlled by OE#. OE# is the output control and is used to gate data from the output pins. Refer to the Read cycle timing diagram, Figure 13, for further details.

Reset

A VIL on RST# pin initiates a device reset.

Byte-Program Operation

The SST49LF004B device is programmed on a byte-bybyte basis. Before programming, one must ensure that the byte that is being programmed is fully erased. The Byte-Program operation is initiated by executing a four-byte command load sequence for Software Data Protection with address (PA) and data in the last bus cycle. During the Byte-Program operation, the row address (A10-A0) is latched on the falling edge of R/C# and the column Address (A₂₁-A₁₁) is latched on the rising edge of R/C#. The data bus is latched on the rising edge of WE#. The Program operation, once initiated, will be completed, within 20 µs. See Figure 17 for timing waveforms. During the Program operation, the only valid reads are Data# Polling and Toggle Bit. During the internal Program operation, the host is free to perform additional tasks. Any commands written during the internal Program operation will be ignored.

Sector-Erase Operation

The Sector-Erase operation allows the system to erase the device on a sector-by-sector basis. The sector architecture is based on uniform sector size of 4 KByte. The Sector-Erase operation is initiated by executing a six-byte command load sequence for Software Data Protection with Sector-Erase command (30H) and sector address (SA) in the last bus cycle. The internal Erase operation begins after the sixth WE# pulse. The End-of-Erase can be determined using either Data# Polling or Toggle Bit methods. See Figure 18 for Sector-Erase timing waveforms. Any commands written during the Sector-Erase operation will be ignored.

Block-Erase Operation

The Block-Erase Operation allows the system to erase any of the 8 uniform 64 KByte blocks. The Block- Erase operation is initiated by executing a six-byte command load sequence for Software Data Protection with Block-Erase command (50H) and block address (BA) in the last bus cycle. The internal Block-Erase operation begins after the sixth WE# pulse. The End-of-Erase can be determined using either Data# Polling or Toggle Bit methods. See Figure 19 for timing waveforms. Any commands written during the Block- Erase operation will be ignored.

Chip-Erase Operation

The SST49LF004B device provides a Chip-Erase operation only in PP mode, which allows the user to erase the entire memory array to the '1's state. This is useful when the entire device must be quickly erased. The Chip-Erase operation is initiated by executing a six- byte Software Data Protection command sequence with Chip- Erase command (10H) with address 5555H in the last bus cycle. The internal Erase operation begins with the rising edge of the sixth WE#. During the internal Erase operation, the only valid reads are Toggle Bit or Data# Polling. See Table 13 for the command sequence, Figure 20 for timing diagram. Any commands written during the Chip-Erase operation will be ignored.

Write Operation Status Detection

The SST49LF004B device provides two software means to detect the completion of a Write (Program or Erase) cycle, in order to optimize the system Write cycle time. The software detection includes two status bits: Data# Polling (DQ₇) and Toggle Bit (DQ₆). The End-of-Write detection mode is enabled after the rising edge of WE# which initiates the internal Program or Erase operation.

The actual completion of the nonvolatile write is asynchronous with the system; therefore, either a Data# Polling or Toggle Bit read may be simultaneous with the completion of the Write cycle. If this occurs, the system may possibly get an erroneous result, i.e., valid data may appear to conflict with either DQ₇ or DQ₆. In order to prevent spurious rejection, if an erroneous result occurs, the software routine should include a loop to read the accessed location an additional two (2) times. If both reads are valid, the device has completed the Write cycle, otherwise the rejection is valid.



T12.0 1232

Mode	RST#	OE#	WE#	DQ	Address
Read	VIH	VIL	VIH	D _{OUT}	A _{IN}
Program	VIH	VIH	V _{IL}	D _{IN}	A _{IN}
Erase	VIH	VIH	V _{IL}	X ¹	Sector or Block address, XXH for Chip-Erase
Reset	VIL	х	Х	High Z	Х
Write Inhibit	VIH	VIL	VIH	High Z/D _{OUT}	Х
Product Identification	VIH	VIL	V _{IH}	Manufacturer's ID (BFH) Device ID (60H)	

TABLE 12: OPERATION MODES SELECTION (PP MODE)

1. X can be V_{IL} or V_{IH} , but no other value.

Data# Polling (DQ7)

When the SST49LF004B device is in the internal Program operation, any attempt to read DQ7 will produce the complement of the true data. Once the Program operation is completed, DQ7 will produce true data. Note that even though DQ7 may have valid data immediately following the completion of an internal Write operation, the remaining data outputs may still be invalid. Valid data will appear on the entire data bus in subsequent successive Read cycles after an interval of 1 µs. During an internal Erase operation, any attempt to read DQ7 will produce a '0'. Once the internal Erase operation is completed, DQ7 will produce a '1'. Data# Polling is valid after the rising edge of the fourth WE# pulse for the Program operation. For Sector-Erase, Block-Erase, or Chip-Erase, the Data# Polling is valid after the rising edge of the sixth WE# pulse. See Figure 15 for Data# Polling timing diagram. Proper status will not be given using Data# Polling if the address is in the invalid range.

Toggle Bit (DQ₆)

During the internal Program or Erase operation, any consecutive attempts to read DQ_6 will produce alternating '0's and '1's, i.e., toggling between 0 and 1. When the internal Program or Erase operation is completed, the toggling will stop. The device is then ready for the next operation. The Toggle Bit is valid after the rising edge of the fourth WE# pulse for Program operation. For Sector-Erase, Block-Erase or Chip-Erase, the Toggle Bit is valid after the rising edge of the sixth WE# pulse. See Figure 16 for Toggle Bit timing diagram.

Data Protection (PP Mode)

The SST49LF004B device provides both hardware and software features to protect nonvolatile data from inadvertent writes.

Hardware Data Protection

<u>Noise/Glitch Protection</u>: A WE# pulse of less than 5 ns will not initiate a Write cycle.

 V_{DD} Power Up/Down Detection: The Write operation is inhibited when V_{DD} is less than 1.5V.

<u>Write Inhibit Mode</u>: Forcing OE# low, WE# high will inhibit the Write operation. This prevents inadvertent writes during power-up or power-down.

Software Data Protection (SDP)

The SST49LF004B provides the JEDEC approved Software Data Protection scheme for all data alteration operation, i.e., Program and Erase. Any Program operation requires the inclusion of a series of three-byte sequence. The three-byte load sequence is used to initiate the Program operation, providing optimal protection from inadvertent Write operations, e.g., during the system power-up or power down. Any Erase operation requires the inclusion of a five-byte load sequence.



SOFTWARE COMMAND SEQUENCE

Command	1st ¹ Cycle)	2nd ¹ Cycle		3rd ¹ Cycle		4th ¹ Cycle	9	5th ¹ Cycle	•	6th ¹ Cycle	
Sequence	Addr ²	Data	Addr ²	Data								
Byte-Program	YYYY 5555H	AAH	YYYY 2AAAH	55H	YYYY 5555H	A0H	PA ³	Data				
Sector-Erase	YYYY 5555H	AAH	YYYY 2AAAH	55H	YYYY 5555H	80H	YYYY 5555H	AAH	YYYY 2AAAH	55H	SA _X ⁴	30H
Block-Erase	YYYY 5555H	AAH	YYYY 2AAAH	55H	YYYY 5555H	80H	YYYY 5555H	AAH	YYYY 2AAAH	55H	BA _X ⁵	50H
Chip-Erase ⁶	YYYY 5555H	AAH	YYYY 2AAAH	55H	YYYY 5555H	80H	YYYY 5555H	AAH	YYYY 2AAAH	55H	YYYY 5555H	10H
Software ID Entry	YYYY 5555H	AAH	YYYY 2AAAH	55H	YYYY 5555H	90H	Read ID	7				
Software ID Exit ⁸	XXXX XXXXH	F0H										
Software ID Exit ⁸	YYYY 5555H	AAH	YYYY 2AAAH	55H	YYYY 5555H	F0H						
		•		•		•		•			T	13.0 1232

TABLE 13: SOFTWARE COMMAND SEQUENCE

1. LPC mode use consecutive Write cycles to complete a command sequence; PP mode use consecutive bus cycles to complete a command sequence.

2. YYYY = A[31:16]. In LPC mode, during SDP command sequence, YYYY must be within valid memory address range, see Address out of range section for details. In PP mode, YYYY can be V_{IL} or V_{IH} , but no other value.

3. PA = Program Byte address

4. SA_X for Sector-Erase Address

5. BA_X for Block-Erase Address

- 6. Chip-Erase is supported in PP mode only 7. SST Manufacturer's ID = BFH, is read with A_{18} - $A_0 = 0$.
- SST49LF004B Device ID = 60H, is read with A_{18} - A_1 = 0, A_0 = 1. 8. Both Software ID Exit operations are equivalent



ELECTRICAL SPECIFICATIONS

The AC and DC specifications for the LPC interface signals (LA0[3:0], LFRAME, LCLCK and RST#) are defined in Section 4.2.2.4 of the PCI local bus specification, Rev. 2.1. Refer to Table 14 for the DC voltage and current specifications. Refer to Tables 18 through 24 for the AC timing specifications for Clock, Read, Write, and Reset operations.

Absolute Maximum Stress Ratings (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Temperature Under Bias	
Storage Temperature	65°C to +150°C
D.C. Voltage on Any Pin to Ground Potential	
Transient Voltage (<20 ns) on Any Pin to Ground Potential	2.0V to V _{DD} +2.0V
Package Power Dissipation Capability (Ta=25°C)	1.0W
Surface Mount Lead Soldering Temperature (3 Seconds)	240°C
Output Short Circuit Current ¹	

ted for no more than one second. No more than one output shorted at a time.

OPERATING RANGE

Range	Ambient Temp	V _{DD}
Commercial	0°C to +85°C	3.0-3.6V

AC CONDITIONS OF TEST

Input Rise/Fall Time 3 ns
Output Load $C_L = 30 \text{ pF}$
See Figures 23 and 24



DC Characteristics

I _{DD} ¹ Acti Rea Writ I _{SB} Star (LP0 I _{RY} ³ Inpu and		Min	Max 12 30 100	Units mA mA μA	Test ConditionsLCLK (LPC mode) and Address Input (PP mode)= V_{ILT}/V_{IHT} at f=33 MHz (LPC mode) or $1/_{TRC min}$ (PP mode)All other inputs= V_{IL} or V_{IH} All outputs = open, $V_{DD}=V_{DD}$ MaxSee Note 2LCLK (LPC mode) and Address Input (PP mode)= V_{IIT}/V_{IHT}
Rea Writ I _{SB} Star (LPO I _{RY} ³ Inpu and	ead rite ² andby V _{DD} Current PC Interface)		30	mA	at f=33 MHz (LPC mode) or $1/_{TRC min}$ (PP mode) All other inputs=V _{IL} or V _{IH} All outputs = open, V _{DD} =V _{DD} Max See Note 2
Writ I _{SB} Star (LP0 I _{RY} ³ Inpu and	rite ² andby V _{DD} Current PC Interface)		30	mA	See Note 2
I _{SB} Star (LPC)	andby V _{DD} Current ² C Interface)				
(LPO)	PC Interface)		100	μΑ	I CLK (I PC mode) and Address Input (PP mode)-////
and	out Current for Mode				at f=33 MHz (LPC mode) or $1/_{TRC min}$ (PP mode) LFRAME#=0.9 V _{DD} , f=33 MHz, CE#=0.9 V _{DD} , V _{DD} =V _{DD} Max, All other inputs \geq 0.9 V _{DD} or \leq 0.1 V _{DD}
ID[3			10	mA	$ \begin{array}{l} \mbox{LCLK (LPC mode) and Address Input (PP mode)=V_{ILT}/V_{IHT} \\ \mbox{at f=33 MHz (LPC mode) or } 1/_{TRC min} (PP mode) \\ \mbox{LFRAME} = V_{IL}, \mbox{f=33 MHz}, \ V_{DD} = V_{DD} \ \mbox{Max} \\ \mbox{All other inputs} \geq 0.9 \ \ V_{DD} \ \mbox{or } \leq 0.1 \ \ V_{DD} \\ \end{array} $
Mod	out Leakage Current for ode d ID[3:0] pins		200	μA	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
l _{LI} Inpu	out Leakage Current		1	μA	V _{IN} =GND to V _{DD} , V _{DD} =V _{DD} Max
I _{LO} Out	Itput Leakage Current		1	μA	V _{OUT} =GND to V _{DD} , V _{DD} =V _{DD} Max
V _{IHI} INIT	IT# Input High Voltage	1.1	V _{DD} +0.5	V	V _{DD} =V _{DD} Max
V _{ILI} INIT	IT# Input Low Voltage	-0.5	0.4	V	V _{DD} =V _{DD} Min
V _{IL} Inpu	out Low Voltage	-0.5	$0.3 V_{DD}$	V	V _{DD} =V _{DD} Min
V _{IH} Inpu	out High Voltage	$0.5 V_{DD}$	V _{DD} +0.5	V	V _{DD} =V _{DD} Max
V _{OL} Out	Itput Low Voltage		0.1 V _{DD}	V	
V _{OH} Out	itput High Voltage	0.9 V _{DD}		V	

TABLE 14: DC OPERATING CHARACTERISTICS (ALL INTERFACES)

1. I_{DD} active while a Read or Write (Program or Erase) operation is in progress.

2. For PP mode: $OE# = WE# = V_{IH}$; For LPC mode: $f = 1/T_{RC}$ min, LFRAME# = V_{IH} .

3. The device is in Ready mode when no activity is on the LPC bus.

TABLE 15: Recommended System Power-up Timings

Symbol	Parameter	Minimum	Units
T _{PU-READ} ¹	Power-up to Read Operation	100	μs
T _{PU-WRITE} ¹	Power-up to Write Operation	100	μs
			T15.0 1232

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter

TABLE 16: PIN CAPACITANCE (VDD=3.3V, Ta=25 °C, f=1 Mhz, other pins open)

Parameter	Description	Test Condition	Maximum
C _{I/O} ¹	I/O Pin Capacitance	V _{I/O} =0V	12 pF
C _{IN} ¹	Input Capacitance	V _{IN} =0V	12 pF

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

T16.0 1232



TABLE 17: RELIABILITY CHARACTERISTICS

Symbol	Parameter	Minimum Specification	Units	Test Method
N _{END} ¹	Endurance	10,000	Cycles	JEDEC Standard A117
T _{DR} ¹	Data Retention	100	Years	JEDEC Standard A103
Ilth1	Latch Up	100 + I _{DD}	mA	JEDEC Standard 78

1. This parameter is measured only for initial qualification and after a design or process change that could affect this parameter.

TABLE 18: CLOCK TIMING PARAMETERS (LPC MODE)

Symbol	Parameter	Min	Max	Units
T _{CYC}	LCLK Cycle Time	30		ns
T _{HIGH}	LCLK High Time	11		ns
T _{LOW}	LCLK Low Time	11		ns
-	LCLK Slew Rate (peak-to-peak)	1	4	V/ns
-	RST# or INIT# Slew Rate	50		mV/ns

T18.0 1232




FIGURE 8: LCLK WAVEFORM (LPC MODE)



AC Characteristics (LPC Mode)

Symbol	Parameter	Min	Max	Units
T _{CYC}	Clock Cycle Time	30		ns
T _{SU}	Data Set Up Time to Clock Rising	7		ns
T _{DH}	Clock Rising to Data Hold Time	0		ns
T _{VAL} ¹	Clock Rising to Data Valid	2	11	ns
T _{BP}	Byte Programming Time		20	μs
T _{SE}	Sector-Erase Time		25	ms
T _{BE}	Block-Erase Time		25	ms
T _{ON}	Clock Rising to Active (Float to Active Delay)	2		ns
T _{OFF}	Clock Rising to Inactive (Active to Float Delay)		28	ns

TABLE 19: READ/WRITE CYCLE TIMING PARAMETERS, VDD=3.0-3.6V (LPC MODE)

1. Minimum and maximum times have different loads. See PCI spec

T19.0 1232

TABLE 20: AC INPUT/OUTPUT SPECIFICATIONS (LPC MODE)

Symbol	Parameter	Min	Max	Units	Conditions
I _{OH} (AC)	Switching Current High	-12 V _{DD}		mA	0 < V _{OUT} ≤0.3V _{DD}
		-17.1(V _{DD} -V _{OUT})		mA	$0.3V_{DD} < V_{OUT} < 0.9V_{DD}$
			Equation C ¹		$0.7V_{DD} < V_{OUT} < V_{DD}$
	(Test Point)		-32 V _{DD}	mA	$V_{OUT} = 0.7 V_{DD}$
I _{OL} (AC)	Switching Current Low	16 V _{DD}	Equation D ¹	mA	$V_{DD} > V_{OUT} \ge 0.6 V_{DD}$
		26.7 V _{OUT}		mA	$0.6V_{DD} > V_{OUT} > 0.1V_{DD}$
					$0.18V_{DD} > V_{OUT} > 0$
	(Test Point)		38 V _{DD}	mA	$V_{OUT} = 0.18 V_{DD}$
I _{CL}	Low Clamp Current	-25+(V _{IN} +1)/0.015		mA	-3 < V _{IN} ≤1
I _{CH}	High Clamp Current	25+(V _{IN} -V _{DD} -1)/0.015		mA	V_{DD} +4 > $V_{IN} \ge V_{DD}$ +1
slewr	Output Rise Slew Rate	1	4	V/ns	0.2V _{DD} -0.6V _{DD} load
slewf	Output Fall Slew Rate	1	4	V/ns	$0.6V_{DD}$ - $0.2V_{DD}$ load

1. See PCI spec.

T20.0 1232






FIGURE 9: OUTPUT TIMING PARAMETERS (LPC MODE)




FIGURE 10: INPUT TIMING PARAMETERS (LPC MODE)



TABLE 21: INTERFACE MEASUREMENT CONDITION PARAMETERS (LPC MODE)

Symbol	Value	Units
V _{TH} ¹	0.6 V _{DD}	V
V _{TL} ¹	0.2 V _{DD}	V
V _{TEST}	0.4 V _{DD}	V
V _{MAX} ¹	0.4 V _{DD}	V
Input Signal Edge Rate	1	V/ns
		T21.0 1232

 The input test environment is done with 0.1 V_{DD} of overdrive over V_{IH} and V_{IL}. Timing parameters must be met with no more overdrive than this. V_{MAX} specifies the maximum peak-to-peak waveform allowed for measuring input timing. Production testing may use different voltage values, but must correlate results back to these parameters.

TABLE 22: RESET TIMING PARAMETERS, VDD=3.0-3.6V (LPC MODE)

Symbol	Parameter	Min	Max	Units
T _{PRST}	V _{DD} stable to Reset Low	1		ms
T _{KRST}	Clock Stable to Reset Low	100		μs
T _{RSTP}	RST# Pulse Width	100		ns
T _{RSTF}	RST# Low to Output Float		48	ns
T _{RST} ¹	RST# High to LFRAME# Low	1		μs
T _{RSTE}	RST# Low to reset during Sector-/Block-Erase or Program		10	μs

1. There will be a latency due to T_{RSTE} if a reset procedure is performed during a Program or Erase operation,




FIGURE 11: RESET TIMING DIAGRAM (LPC MODE)

©2003 Silicon Storage Technology, Inc.

T22.0 1232



TABLE 23: RESET TIMING PARAMETERS, VDD=3.0-3.6V (PP MODE)

Symbol	Parameter	Min	Max	Units
T _{PRST}	V _{DD} stable to Reset Low	1		ms
T _{RSTP}	RST# Pulse Width	100		ns
T _{RSTF}	RST# Low to Output Float		48	ns
T _{RST} 1	RST# High to Row Address Setup	1		μs
T _{RSTE}	RST# Low to reset during Sector-/Block-Erase or Program		10	μs
T _{RSTC}	RST# Low to reset during Chip-Erase		50	μs

T23.0 1232

1. There will be a reset latency of T_{RSTE} or T_{RSTC} if a reset procedure is performed during a programming or erase operational.




FIGURE 12: RESET TIMING DIAGRAM (PP MODE)



AC Characteristics (PP Mode)

Symbol	Parameter	Min	Max	Units
T _{RC}	Read Cycle Time	270		ns
T _{RST}	RST# High to Row Address Setup	1		μs
T _{AS}	R/C# Address Set-up Time	45		ns
T _{AH}	R/C# Address Hold Time	45		ns
T _{AA}	Address Access Time		120	ns
T _{OE}	Output Enable Access Time		60	ns
T _{OLZ}	OE# Low to Active Output	0		ns
T _{OHZ}	OE# High to High-Z Output		35	ns
Т _{ОН}	Output Hold from Address Change	0		ns

TABLE 24: READ CYCLE TIMING PARAMETERS, VDD=3.0-3.6V (PP MODE)

T24.0 1232

TABLE 25: PROGRAM/ERASE CYCLE TIMING PARAMETERS, VDD=3.0-3.6V (PP MODE)

Symbol	Parameter	Min	Max	Units
T _{RST}	RST# High to Row Address Setup	1		μs
T _{AS}	R/C# Address Setup Time	45		ns
T _{AH}	R/C# Address Hold Time	45		ns
Т _{СWH}	R/C# to Write Enable High Time	50		ns
T _{OES}	OE# High Setup Time	20		ns
T _{OEH}	OE# High Hold Time	20		ns
T _{OEP}	OE# to Data# Polling Delay		60	ns
T _{OET}	OE# to Toggle Bit Delay		60	ns
T _{WP}	WE# Pulse Width	100		ns
T _{WPH}	WE# Pulse Width High	100		ns
T _{DS}	Data Setup Time	50		ns
T _{DH}	Data Hold Time	5		ns
T _{IDA}	Software ID Access and Exit Time		150	ns
T _{BP}	Byte Programming Time		20	μs
T _{SE}	Sector-Erase Time		25	ms
T _{BE}	Block-Erase Time		25	ms
T _{SCE}	Chip-Erase Time		100	ms

T25.0 1232






FIGURE 13: READ CYCLE TIMING DIAGRAM (PP MODE)




FIGURE 14: WRITE CYCLE TIMING DIAGRAM (PP MODE)



4 Mbit LPC Firmware Flash SST49LF004B

Data Sheet





FIGURE 15: DATA# POLLING TIMING DIAGRAM (PP MODE)










FIGURE 17: BYTE-PROGRAM TIMING DIAGRAM (PP MODE)




FIGURE 18: SECTOR-ERASE TIMING DIAGRAM (PP MODE)






FIGURE 19: BLOCK-ERASE TIMING DIAGRAM (PP MODE)




FIGURE 20: CHIP-ERASE TIMING DIAGRAM (PP MODE)







FIGURE 21: SOFTWARE ID ENTRY AND READ (PP MODE)



1232 F21.0

FIGURE 22: SOFTWARE ID EXIT (PP MODE)






FIGURE 23: AC INPUT/OUTPUT REFERENCE WAVEFORMS





FIGURE 24: A TEST LOAD EXAMPLE



PRODUCT ORDERING INFORMATION




Valid combinations for SST49LF004B

SST49LF004B-33-4C-EI	SST49LF004B-33-4C-NH
SST49LF004B-33-4C-EIE	SST49LF004B-33-4C-NHE

Note: Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



PACKAGING DIAGRAMS




32-LEAD PLASTIC LEAD CHIP CARRIER (PLCC) SST PACKAGE CODE: NH

4 Mbit LPC Firmware Flash SST49LF004B



Data Sheet



SST PACKAGE CODE: EI

TABLE 26: REVISION HISTORY

Number	Description	Date
00	Initial release	Jan 2003
01	Added a footnote to Table 2 on page 10	Jun 2003
	 Removed the CE# signal from Figures 6 and 7 	
	Changes to Table 14 on page 24	
	 Changed V_{IHI} values Updated the I_{DD} Test Conditions 	
02	2004 Data Book	Dec 2003
	Updated status to "Data Sheet"	

Silicon Storage Technology, Inc. • 1171 Sonora Court • Sunnyvale, CA 94086 • Telephone 408-735-9110 • Fax 408-735-9036 www.SuperFlash.com or www.sst.com