## Single Micropower, Chopper Stabilized, RRIO Operational Amplifier

## ISL28133

The ISL28133 is a single micropower, chopper stabilized operational amplifier that is optimized for single supply operation from 1.65 V to 5.5 V . Its low supply current of $18 \mu \mathrm{~A}$ and wide input range enable the ISL28133 to be an excellent general purpose op amp for a range of applications. The ISL28133 is ideal for handheld devices that operates off 2 AA or single Li-ion batteries.

The ISL28133 is available in the 5 Ld SOT-23, the 5 Ld SC70 and the 6 Ld $1.6 \mathrm{mmx1.6mm} \mu$ TDFN packages. All devices operates over the extended temperature range of $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$.

## Features

- Low Input Offset Voltage . . . . . . . . . . . 8 8 V , Max.
- Low Offset TC . . . . . . . . . . . . . 0.075 $\mathrm{V} /{ }^{\circ} \mathrm{C}$, Max
- Input Bias Current . . . . . . . . . . . . . 300pA, Max.
- Quiescent Current . . . . . . . . . . . . . . . 18 18 A, Typ.
- Wide Supply Range. . . . . . . . . . . . 1.65 V to 5.5V
- Low Noise ( 0.01 Hz to 10 Hz ) . . . . . . . $1.1 \mu \mathrm{~V}_{\mathrm{P}-\mathrm{P}, ~ T y p . ~}^{\text {Ty }}$
- Rail-to-Rail Inputs and Output
- Operating Temperature Range . . $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$


## Applications* (see page 17)

- Bidirectional Current Sense
- Temperature Measurement
- Medical Equipment
- Electronic Weigh Scales


## Related Literature

- AN1480 "ISL28133ISENS-EV1Z Evaluation Board Users Guide"
- AN1499 "ISL28133EVAL1Z High Gain Evaluation Board User's Guide"


## Vos vs Temperature



BIDIRECTIONAL CURRENT SENSE AMPLIFIER

## Block Diagram



## Ordering Information

| PART <br> NUMBER | PART MARKING | PACKAGE <br> (Pb-Free) | PKG. <br> DWG. \# |
| :--- | :--- | :--- | :--- |
| ISL28133FHZ-T7 (Notes 1, 2) | BCFA | 5 Ld SOT-23 | MDP0038 |
| ISL28133FEZ-T7 (Notes 1, 2) | BHA | 5 Ld SC70 | P5.049 |
| ISL28133FRUZ-T7 (Notes 1, 3) | T8 | 6 Ld $\mu$ TDFN | L6.1.6×1.6 |
| ISL28133ISENS-EV1Z | Evaluation Board |  |  |
| ISL28133EVAL1Z | Evaluation Board |  |  |

NOTES:

1. Please refer to TB347 for details on reel specifications.
2. These Intersil Pb -free plastic packaged products employ special Pb -free material sets, molding compounds/die attach materials, and $100 \%$ matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations). Intersil Pb-free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb free requirements of IPC/JEDEC J STD-020.
3. These Intersil Pb -free plastic packaged products employ special Pb -free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb -free peak reflow temperatures that meet or exceed the Pb -free requirements of IPC/JEDEC J STD-020.
4. For Moisture Sensitivity Level (MSL), please see device information page for ISL28133. For more information on MSL please see techbrief TB363.

## Pin Configuration

ISL28133
(5 LD SOT-23) TOP VIEW


ISL28133
( 5 LD SC-70)
TOP VIEW


ISL28133
(6 LD $\mu$ TDFN) TOP VIEW


## Pin Descriptions

| $\begin{gathered} \text { ISL28133 } \\ \text { (5 Ld SOT23) } \end{gathered}$ | $\begin{gathered} \text { ISL28133 } \\ \text { (5 Ld SC70) } \end{gathered}$ | $\begin{gathered} \text { ISL28133 } \\ \text { ( } 6 \text { Ld } \mu \text { TDFN }) \end{gathered}$ | $\begin{aligned} & \text { PIN } \\ & \text { NAME } \end{aligned}$ | FUNCTION | EQUIVALENT CIRCUIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 1 | 4 | IN+ | Non-inverting input |  |
| 2 | 2 | 2 | V- | Negative supply |  |
| 4 | 3 | 3 | IN- | Inverting input | (See Circuit 1) |
| 1 | 4 | 1 | OUT | Output |  |
| 5 | 5 | 6 | V+ | Positive supply |  |
|  |  | 5 | NC | Not Connected - This pin is not electrically connected internally. |  |

## Absolute Maximum Ratings

Max Supply Voltage V+ to V- . . . . . . . . . . . . . . . . . . 6.5V
Max Voltage VIN to GND . . . . . . . . . . . . . . . -0.5V to 6.5V
Max Input Differential Voltage . . . . . . . . . . . . . . . . . 6.5V
Max Input Current . . . . . . . . . . . . . . . . . . . . . . . . 20 mA
Max Voltage VOUT to GND (10s) . . . . . . . . . . . . . . . 6.5V
ESD Rating
Human Body Model . . . . . . . . . . . . . . . . . . . . . . 3000V
Machine Model . . . . . . . . . . . . . . . . . . . . . . . . . . 200 V
Charged Device Model . . . . . . . . . . . . . . . . . . . . 1500 V

## Thermal Information

Thermal Resistance (Typical)
$\theta_{\mathrm{JA}}\left({ }^{\circ} \mathrm{C} / \mathrm{W}\right)$
5 Ld SOT-23 (Notes 5)
225
5 Ld SC70 (Notes 5)
206
6 Ld $\mu$ TDFN (Notes 5) . . . . . . . . . . . . . . . . 240
Maximum Storage Temperature Range . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

## Operating Conditions <br> tions

Temperature Range
Maximum Junction Temperature
$-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:
5. $\theta_{\mathrm{JA}}$ is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications $\mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{-}=0 \mathrm{~V}, \mathrm{VCM}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=$ Open, unless otherwise specified. Boldface limits apply over the operating temperature range, $\mathbf{- 4 0 ^ { \circ }} \mathrm{C}$ to $\mathbf{+ 1 2 5}^{\circ} \mathrm{C}$.

| PARAMETER | DESCRIPTION | CONDITIONS | $\begin{gathered} \text { MIN } \\ \text { (Note 6) } \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ \text { (Note 6) } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| V ${ }_{\text {OS }}$ | Input Offset Voltage |  | -8 | $\pm 2$ | 8 | $\mu \mathrm{V}$ |
|  |  |  | -15.5 |  | 15.5 | $\mu \mathrm{V}$ |
| TCV ${ }_{\text {OS }}$ | Input Offset Voltage Temperature Coefficient |  |  | 0.02 | 0.075 | $\mu \mathrm{V} /{ }^{\circ} \mathrm{C}$ |
| IOS | Input Offset Current |  |  | -60 |  | pA |
| $\mathrm{I}_{\mathrm{B}}$ | Input Bias Current |  | -300 | $\pm 30$ | 300 | pA |
|  |  |  | -600 |  | 600 | pA |
| Common Mode Input Voltage Range |  | $\mathrm{V}+=5.0 \mathrm{~V}, \mathrm{~V}-=\mathrm{GND}$ | -0.1 |  | 5.1 | V |
| CMRR | Common Mode Rejection Ratio | $\mathrm{VCM}=-0.1 \mathrm{~V}$ to 5.0 V | 118 | 125 |  | dB |
|  |  |  | 115 |  |  | dB |
| PSRR | Power Supply Rejection Ratio | $\mathrm{Vs}=2 \mathrm{~V}$ to 5.5 V | 110 | 138 |  | dB |
|  |  |  | 110 |  |  | dB |
| $\mathrm{V}_{\mathrm{OH}}$ | Output Voltage Swing, High | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 4.965 | 4.981 |  | V |
| $\mathrm{V}_{\text {OL }}$ | Output Voltage Swing, Low | $\mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ |  | 18 | 35 | mV |
| $\mathrm{A}_{\text {OL }}$ | Open Loop Gain | $\mathrm{R}_{\mathrm{L}}=1 \mathrm{M} \Omega$ |  | 174 |  | dB |
| $\mathrm{V}_{+}$ | Supply Voltage | (Note 7) | 1.65 |  | 5.5 | V |
| $\mathrm{I}_{S}$ | Supply Current | $\mathrm{R}_{\mathrm{L}}=$ OPEN |  | 18 | 25 | $\mu \mathrm{A}$ |
|  |  |  |  |  | 35 | $\mu \mathrm{A}$ |
| ISC+ | Output Source Short Circuit Current | $\mathrm{R}_{\mathrm{L}}=$ Short to ground or V+ | 13 | 17 | 26 | mA |
| ISC- | Output Sink Short Circuit Current |  | -26 | -19 | -13 | mA |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| GBWP | Gain Bandwidth Product $\mathrm{f}=50 \mathrm{kHz}$ | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=100, \mathrm{R}_{\mathrm{F}}=100 \mathrm{k} \Omega, \\ & \mathrm{R}_{\mathrm{G}}=1 \mathrm{k} \Omega, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega \text { to } \mathrm{V}_{\mathrm{CM}} \end{aligned}$ |  | 400 |  | kHz |
| $\mathrm{e}_{\mathrm{N}} \mathrm{V}_{\mathrm{P}-\mathrm{P}}$ | Peak-to-Peak Input Noise Voltage | $\mathrm{f}=0.01 \mathrm{~Hz}$ to 10 Hz |  | 1.1 |  | $\mu \mathrm{V}_{P-P}$ |

Electrical Specifications $\mathrm{V}_{+}=5 \mathrm{~V}, \mathrm{~V}_{-}=0 \mathrm{~V}, \mathrm{VCM}=2.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{L}}=$ Open, unless otherwise specified. Boldface limits apply over the operating temperature range, $\mathbf{- 4 0 ^ { \circ }} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$. (Continued)

| PARAMETER | DESCRIPTION | CONDITIONS | $\begin{gathered} \text { MIN } \\ \text { (Note 6) } \end{gathered}$ | TYP | MAX <br> (Note 6) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{e}_{\mathrm{N}}$ | Input Noise Voltage Density | $\mathrm{f}=1 \mathrm{kHz}$ |  | 65 |  | $\mathrm{nV} / \sqrt{ }(\mathrm{Hz})$ |
| ${ }^{\mathrm{i}} \mathrm{N}$ | Input Noise Current Density | $\mathrm{f}=1 \mathrm{kHz}$ |  | 72 |  | $\mathrm{fA} / \sqrt{ }(\mathrm{Hz})$ |
|  |  | $\mathrm{f}=10 \mathrm{~Hz}$ |  | 79 |  | $\mathrm{fA} / \sqrt{ }(\mathrm{Hz})$ |
| $\mathrm{c}_{\mathrm{in}}$ | Differential Input Capacitance | $\mathrm{f}=1 \mathrm{MHz}$ |  | 1.6 |  | pF |
|  | Common Mode Input Capacitance |  |  | 1.12 |  | pF |

TRANSIENT RESPONSE

| SR | Positive Slew Rate | $\mathrm{V}_{\text {OUT }}=1 \mathrm{~V}$ to $4 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega$ | 0.2 | V/ $/ \mathrm{s}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | Negative Slew Rate |  | 0.1 | $\mathrm{V} / \mu \mathrm{s}$ |
| $t_{r}, t_{f}$, Small Signal | Rise Time, $\mathrm{tr}_{\mathrm{r}} 10 \%$ to 90\% | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+1, \mathrm{~V}_{\text {OUT }}=0.1 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \\ & \mathrm{R}_{\mathrm{F}}=0 \Omega, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \\ & \mathrm{C}_{\mathrm{L}}=1.2 \mathrm{pF} \end{aligned}$ | 1.1 | $\mu \mathrm{s}$ |
|  | Fall Time, $\mathrm{t}_{\mathrm{f}} 10 \%$ to $90 \%$ |  | 1.1 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ Large Signal | Rise Time, $\mathrm{t}_{\mathrm{r}} 10 \%$ to $90 \%$ | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+1, \mathrm{~V}_{\text {OUT }}=2 \mathrm{~V}_{\mathrm{P}-\mathrm{P}}, \\ & \mathrm{R}_{\mathrm{F}}=0 \Omega, \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \\ & \mathrm{C}_{\mathrm{L}}=1.2 \mathrm{pF} \end{aligned}$ | 8 | $\mu \mathrm{s}$ |
|  | Fall Time, $\mathrm{t}_{\mathrm{f}} 10 \%$ to $90 \%$ |  | 10 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{s}}$ | Settling Time to $0.1 \%, 2 \mathrm{~V}_{\text {P-P }}$ Step | $\begin{aligned} & \mathrm{A}_{\mathrm{V}}=+1, \mathrm{R}_{\mathrm{F}}=0 \Omega, \\ & \mathrm{R}_{\mathrm{L}}=10 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{L}}=1.2 \mathrm{pF} \end{aligned}$ | 35 | $\mu \mathrm{s}$ |

NOTES:
6. Parameters with MIN and/or MAX limits are $100 \%$ tested at $+25^{\circ} \mathrm{C}$, unless otherwise specified. Temperature limits established by characterization and are not production tested.
7. Parts are $100 \%$ tested with a minimum operating voltage of 1.65 V to a VOS limit of $\pm 15 \mu \mathrm{~V}$.

## Typical Performance Curves $v+=5 v, v=o v, v_{C M}=2.5 v, R_{L}=o p e n$.



FIGURE 1. AVERAGE INPUT OFFSET VOLTAGE vs SUPPLY VOLTAGE


FIGURE 2. $V_{\text {OS }}$ vS TEMPERATURE, $\mathbf{V}_{\mathbf{S}}= \pm \mathbf{1 . 0 V}$, $\mathbf{V}_{\mathbf{I N}}=\mathbf{O V}, \mathrm{R}_{\mathrm{L}}=\mathbf{I N F}$

Typical Performance Curves $\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=$ Open. (Continued)


FIGURE 3. $V_{O S}$ vs TEMPERATURE, $V_{S}= \pm 2.5 V$, $\mathbf{V}_{\mathbf{I N}}=\mathbf{O V}, \mathbf{R}_{\mathrm{L}}=\mathbf{I N F}$


FIGURE 5. $I_{B}{ }^{-}$vs SUPPLY VOLTAGE vs TEMPERATURE


FIGURE 7. AVERAGE SUPPLY CURRENT vs SUPPLY VOLTAGE


FIGURE 4. $I_{B}+$ vs SUPPLY VOLTAGE vs TEMPERATURE


FIGURE 6. IOS vs SUPPLY VOLTAGE vs TEMPERATURE


FIGURE 8. MIN/MAX SUPPLY CURRENT vs TEMPERATURE,
$V_{\mathbf{S}}= \pm 0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=\mathrm{INF}$

## Typical Performance Curves

$\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=$ Open. (Continued)


FIGURE 9. MIN/MAX SUPPLY CURRENT vs TEMPERATURE,
$V_{S}= \pm 2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=\mathbf{0 V}, \mathrm{R}_{\mathrm{L}}=\mathbf{I N F}$


FIGURE 11. INPUT NOISE VOLTAGE DENSITY vs FREQUENCY


FIGURE 13. FREQUENCY RESPONSE vs OPEN LOOP GAIN, $R_{L}=10 k$


FIGURE 10. INPUT NOISE VOLTAGE 0.01 Hz TO $\mathbf{1 0 H z}$


FIGURE 12. INPUT NOISE CURRENT DENSITY vs FREQUENCY


FIGURE 14. FREQUENCY RESPONSE vS OPEN LOOP GAIN, $\mathrm{R}_{\mathrm{L}}=\mathbf{1 0 M}$

## Typical Performance Curves



FIGURE 15. GAIN vs FREQUENCY vs $R_{L}, V_{S}=1.6 V$


FIGURE 17. GAIN vs FREQUENCY vs FEEDBACK RESISTOR VALUES $\mathbf{R}_{\mathbf{f}} / \mathbf{R}_{\mathbf{g}}$


FIGURE 19. FREQUENCY RESPONSE vs CLOSED LOOP GAIN
$\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=$ Open. (Continued)


FIGURE 16. GAIN vs FREQUENCY vs $R_{L}, V_{S}=5 V$


FIGURE 18. GAIN vs FREQUENCY vs VOUT, $R_{L}=$ OPEN


FIGURE 20. GAIN vs FREQUENCY vs SUPPLY VOLTAGE

## Typical Performance Curves



FIGURE 21. GAIN vs FREQUENCY vs $\mathbf{C}_{\mathbf{L}}$


FIGURE 23. PSRR vs FREQUENCY, $\mathbf{V}_{\mathbf{S}}=\mathbf{5 V}$


FIGURE 25. PSRR vs FREQUENCY, $\mathbf{V}_{\mathbf{S}}=\mathbf{1 . 6 V}$
$\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=$ Open. (Continued)


FIGURE 22. CMRR vs FREQUENCY, $\mathbf{V}_{\mathbf{S}}=\mathbf{5 V}$


FIGURE 24. CMRR vs FREQUENCY, $\mathbf{V}_{\mathbf{s}}=1.6 \mathrm{~V}$


FIGURE 26. CMRR vs TEMPERATURE, VCM = -2.5V TO $+2.5 \mathrm{~V}, \mathrm{~V}+= \pm 2.5 \mathrm{~V}$

Typical Performance Curves $\mathrm{V}+=5 \mathrm{~V}, \mathrm{~V}-=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=2.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=$ Open. (Continued)


FIGURE 27. PSRR vs TEMPERATURE, V+ = 2V TO 5.5V


FIGURE 29. LARGE SIGNAL STEP RESPONSE (1V)


FIGURE 31. Vout HIGH vs TEMPERATURE, $\mathbf{R}_{\mathrm{L}}=\mathbf{1 0 k}$, $V_{S}+-2.5 V$


FIGURE 28. LARGE SIGNAL STEP RESPONSE (4V)


FIGURE 30. SMALL SIGNAL STEP RESPONSE (100mV)


FIGURE 32. VOUT LOW vs TEMPERATURE, $R_{L}=10 k$, $V_{S}+-2.5 V$

## Applications Information

## Functional Description

The ISL28133 uses a proprietary chopper-stabilized architecture shown in the "Block Diagram" on page 2. The ISL28133 combines a 400 kHz main amplifier with a very high open loop gain (174dB) chopper stabilized amplifier to achieve very low offset voltage and drift $\left(2 \mu \mathrm{~V}, 0.02 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}\right.$ typical) while consuming only $18 \mu \mathrm{~A}$ of supply current per channel.

This multi-path amplifier architecture contains a time continuous main amplifier whose input DC offset is corrected by a parallel-connected, high gain chopper stabilized DC correction amplifier operating at 100 kHz . From DC to $\sim 5 \mathrm{kHz}$, both amplifiers are active with DC offset correction and most of the low frequency gain is provided by the chopper amplifier. A 5 kHz crossover filter cuts off the low frequency amplifier path leaving the main amplifier active out to the 400 kHz gain-bandwidth product of the device.
The key benefits of this architecture for precision applications are very high open loop gain, very low DC offset, and low $1 / \mathrm{f}$ noise. The noise is virtually flat across the frequency range from a few mHz out to 100 kHz , except for the narrow noise peak at the amplifier crossover frequency ( 5 kHz ).

## Rail-to-rail Input and Output (RRIO)

The RRIO CMOS amplifier uses parallel input PMOS and NMOS that enable the inputs to swing 100 mV beyond either supply rail. The inverting and non-inverting inputs do not have back-to-back input clamp diodes and are capable of maintaining high input impedance at high differential input voltages. This is effective in eliminating output distortion caused by high slew-rate input signals.

The output stage uses common source connected PMOS and NMOS devices to achieve rail-to-rail output drive capability with 17 mA current limit and the capability to swing to within 20 mV of either rail while driving a $10 \mathrm{k} \Omega$ load.

## IN+ and IN- Protection

All input terminals have internal ESD protection diodes to both positive and negative supply rails, limiting the input voltage to within one diode beyond the supply rails. For applications where either input is expected to exceed the rails by 0.5 V , an external series resistor must be used to ensure the input currents never exceed 20mA (see Figure 33).


FIGURE 33. INPUT CURRENT LIMITING

## Layout Guidelines for High Impedance Inputs

To achieve the maximum performance of the high input impedance and low offset voltage of the ISL28133 amplifiers, care should be taken in the circuit board layout. The PC board surface must remain clean and free of moisture to avoid leakage currents between adjacent traces. Surface coating of the circuit board will reduce surface moisture and provide a humidity barrier, reducing parasitic resistance on the board.

## High Gain, Precision DC-Coupled Amplifier

The circuit in Figure 34 implements a single-stage, $10 \mathrm{kV} / \mathrm{V}$ DC-coupled amplifier with an input DC sensitivity of under 100 nV that is only possible using a low VOS amplifier with high open loop gain. This circuit is practical down to 1.8 V due to it's rail-to-rail input and output capability. Standard high gain DC amplifiers operating from low voltage supplies are not practical at these high gains using typical low offset precision op amps because the input offset voltage and temperature coefficient consume most of the available output voltage swing. For example, a typical precision amplifier in a gain of $10 \mathrm{kV} / \mathrm{V}$ with a $\pm 100 \mu \mathrm{~V}$ VOS and a temperature coefficient of $0.5 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ would produce a DC error at the output of $>1 \mathrm{~V}$ with an additional $5 \mathrm{mV}^{\circ} \mathrm{C}$ of temperature dependent error. At 3 V , this DC error consumes $>30 \%$ of the total supply voltage, making it impractical to measure sub-microvolt low frequency signals.

The $\pm 8 \mu \mathrm{~V}$ max $\mathrm{V}_{\mathrm{OS}}$ and $0.075 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$ of the ISL28133 produces a temperature stable maximum DC output error of only $\pm 80 \mathrm{mV}$ with a maximum temperature drift of $0.75 \mathrm{mV} /{ }^{\circ} \mathrm{C}$. The additional benefit of a very low $1 / \mathrm{f}$ noise corner frequency and some feedback filtering enables DC voltages and voltage fluctuations well below 100 nV to be easily detected with a simple single stage amplifier.


FIGURE 34. HIGH GAIN, PRECISION DC-COUPLED

## ISL28133 SPICE Model

Figure 35 shows the SPICE model schematic and Figure 36 shows the net list for the ISL28133 SPICE model. The model is a simplified version of the actual device and simulates important parameters such as noise, Slew Rate, Gain and Phase. The model uses typical parameters from the ISL28133. The poles and zeros in the model were determined from the actual open and closed-loop gain and phase response. This enables the model to present an accurate AC representation of the actual device. The model is configured for ambient temperature of $+25^{\circ} \mathrm{C}$.

Figures 37 through 44 show the characterization vs simulation results for the Noise Density, Frequency Response vs Close Loop Gain, Gain vs Frequency vs CL and Large Signal Step Response (4V).


FIGURE 35. SPICE CIRCUIT SCHEMATIC

## ISL28133



FIGURE 36. SPICE NET LIST

## Characterization vs Simulation Results



FIGURE 37. CHARACTERIZED INPUT NOISE VOLTAGE DENSITY vs FREQUENCY


FIGURE 39. CHARACTERIZED FREQUENCY RESPONSE vs CLOSED LOOP GAIN


FIGURE 41. CHARACTERIZED GAIN vs FREQUENCY vs $C_{L}$


FIGURE 38. SIMULATED INPUT NOISE VOLTAGE DENSITY vs FREQUENCY


FIGURE 40. SIMULATED FREQUENCY RESPONSE vs CLOSED LOOP GAIN


FIGURE 42. SIMULATED GAIN vs FREQUENCY vs $\mathbf{C}_{\mathbf{L}}$

Characterization vs Simulation Results (Continued)


FIGURE 43. CHARACTERIZED LARGE SIGNAL STEP RESPONSE (4V)


FIGURE 44. SIMULATED LARGE SIGNAL STEP RESPONSE (4V)

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

| DATE | REVISION | CHANGE |
| :---: | :---: | :---: |
| 5/3/10 | FN6560.3 | Title Page 1: Replaced "Zero-Drift" with "Chopper Stabilized" for title and part description On page 3: Pin Configuration: MTDFN -> uTDFN <br> On page 7: Figure 10: Changed 0.1 Hz to 0.01 Hz in Figure caption <br> On page 11: In "Functional Description"; Paragraph 1, 2nd sentence: <br> Changed text from "...open loop gain (200dB)..." -to- "...open loop gain (174dB)..." <br> Changed TYP for "Open Loop Gain" on page 4 from 200dB to 174 dB . <br> On page 11: In "High Gain, Precision DC-Coupled Amplifier"; Paragraph 2, 1st sentence: Changed text from <br> "...DC output error of only $\pm 80 \mathrm{mV}$ with a maximum temperature drift of $0.75 \mu \mathrm{~V} /{ }^{\circ} \mathrm{C}$." <br> to <br> "... DC output error of only $\pm 80 \mathrm{mV}$ with a maximum temperature drift of $0.75 \mathrm{mV} / \mathrm{C}$." |
| 2/24/10 |  | Removed "Coming Soon" from ISL28133EVAL1Z in the ordering information table on pg 2. |
| 09/24/09 | FN6560.2 | Converted to new Intersil template. Removed ISL28233 and ISL28433 from data sheet, added Applications, Related Literature, Typical Application Circuit, Performance Curve, updated ordering information by removing "coming soon" on SC70 and uTDFN packages and adding Eval board listed as "coming soon". Added Block Diagram, Changed in Abs Max Rating Voltage from " 5.75 V " to " 6.5 V ". Removed Tjc from Thermal Information until provided by packaging scheduled for 9-11-09. Changed Low Offset "drift" to Low Offset "TC", added Max Junction Temp 140C, added SPICE model and simulation results, removed supply current graph at +-3 V , re-ordered typical performance curves, removed guard ring information from application section. Added Revision History and Products Information |
| 05/29/09 | FN6560.1 | Page 4: Removed the RL = 100 Curve from Figures 3, 4 and 5. <br> Page 1: Under Features, removed the word "Output" from "Low Output Noise" |
| 03/25/09 | FN6560.0 | Initial Release to WEB |

## Products

Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.
*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL28133

To report errors or suggestions for this data sheet, please go to www.intersil.com/askourstaff
FITs are available from our website at http://rel.intersil.com/reports/search.php

Small Outline Transistor Plastic Packages (SC70-5)


TYPICAL RECOMMENDED LAND PATTERN

P5. 049
5 LEAD SMALL OUTLINE TRANSISTOR PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.031 | 0.043 | 0.80 | 1.10 | - |
| A1 | 0.000 | 0.004 | 0.00 | 0.10 | - |
| A2 | 0.031 | 0.039 | 0.80 | 1.00 | - |
| b | 0.006 | 0.012 | 0.15 | 0.30 | - |
| b1 | 0.006 | 0.010 | 0.15 | 0.25 |  |
| c | 0.003 | 0.009 | 0.08 | 0.22 | 6 |
| c1 | 0.003 | 0.009 | 0.08 | 0.20 | 6 |
| D | 0.073 | 0.085 | 1.85 | 2.15 | 3 |
| E | 0.071 | 0.094 | 1.80 | 2.40 | - |
| E1 | 0.045 | 0.053 | 1.15 | 1.35 | 3 |
| e | 0.02 | Ref |  |  | - |
| e1 | 0.05 | Ref |  |  | - |
| L | 0.010 | 0.018 | 0.26 | 0.46 | 4 |
| L1 | 0.0 |  |  | Ref. | - |
| L2 | 0.00 | SC |  |  |  |
| $\alpha$ | $0^{0}$ | $8^{0}$ | $0^{0}$ | $8^{0}$ | - |
| N | 5 |  | 5 |  | 5 |
| R | 0.004 | - | 0.10 | - |  |
| R1 | 0.004 | 0.010 | 0.15 | 0.25 |  |

Rev. 3 7/07
NOTES:

1. Dimensioning and tolerances per ASME Y14.5M-1994.
2. Package conforms to EIAJ SC70 and JEDEC MO-203AA.
3. Dimensions D and E1 are exclusive of mold flash, protrusions, or gate burrs.
4. Footlength $L$ measured at reference to gauge plane.
5. " $N$ " is the number of terminal positions.
6. These Dimensions apply to the flat section of the lead between 0.08 mm and 0.15 mm from the lead tip.
7. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

## Package Outline Drawing

## L6.1.6x1.6

6 LEAD ULTRA THIN DUAL FLAT NO-LEAD COL PLASTIC PACKAGE (UTDFN COL)
Rev 1, 11/07


TYPICAL RECOMMENDED LAND PATTERN


NOTES:

1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
2. Dimensioning and tolerancing conform to AMSE Y14.5m-1994.
3. Unless otherwise specified, tolerance : Decimal $\pm 0.05$
4. Dimension $b$ applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.

## SOT-23 Package Family



MDP0038
SOT-23 PACKAGE FAMILY

| SYMBOL | MILLIMETERS |  |  |
| :---: | :---: | :---: | :---: |
|  | SOT23-5 | SOT23-6 |  |
| A | 1.45 | 1.45 | MAX |
| A1 | 0.10 | 0.10 | $\pm 0.05$ |
| A2 | 1.14 | 1.14 | $\pm 0.15$ |
| b | 0.40 | 0.40 | $\pm 0.05$ |
| c | 0.14 | 0.14 | $\pm 0.06$ |
| D | 2.90 | 2.90 | Basic |
| E | 2.80 | 2.80 | Basic |
| E1 | 1.60 | 1.60 | Basic |
| e | 0.95 | 0.95 | Basic |
| e1 | 1.90 | 1.90 | Basic |
| L | 0.45 | 0.45 | $\pm 0.10$ |
| L1 | 0.60 | 0.60 | Reference |
| N | 5 | 6 | Reference |
| N |  |  |  |

NOTES:

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.
2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.
3. This dimension is measured at Datum Plane "H".
4. Dimensioning and tolerancing per ASME Y14.5M-1994.
5. Index area - Pin \#1 I.D. will be located within the indicated zone (SOT23-6 only).
6. SOT23-5 version has no center lead (shown as a dashed line).

For additional products, see www.intersil.com/product tree
Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality


#### Abstract

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com

