

No. 5112

LC72132, 72132M

AM/FM PLL Frequency Synthesizer



Overview

The LC72132 and LC72132M are PLL frequency synthesizers for use in tuners in radio/cassette players. They allow high-performance AM/FM tuners to be implemented easily.

Functions

- · High-speed programmable dividers
 - FMIN: 10 to 160 MHzpulse swallower (built-in divide-by-two prescaler)
 - AMIN: 2 to 40 MHzpulse swallower
 0.5 to 10 MHzdirect division
- · IF counter
 - IFIN: 0.4 to 12 MHzAM/FM IF counter
- · Reference frequencies
 - Twelve selectable frequencies
 (4.5 or 7.2 MHz crystal)


1, 3, 5, 9, 10, 3.125, 6.25, 12.5, 15, 25, 50 and 100 kHz

- · Phase comparator
 - Dead-zone control
 - Unlock detection circuit
 - Deadlock clear circuit
- Built-in MOS transistor for forming an active low-pass filter
- · I/O ports
 - Dedicated output ports: 2
 - Input or output ports: 2
 - Support clock time base output
- · Serial data I/O
 - Support CCB format communication with the system controller.
- Operating ranges
 - Supply voltage......4.5 to 5.5 V
 - Operating temperature.....40 to +85°C
- Packages
 - DIP16/MFP16
 - · CCB is a trademark of SANYO ELECTRIC CO., LTD.
 - CCB is SANYO's original bus format and all the bus addresses are controlled by SANYO.


Package Dimensions

unit: mm

3006B-DIP16




3035A-MFP16




SANYO Electric Co., Ltd. Semiconductor Business Headquarters

TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110 JAPAN

Pin Assignment



Block Diagram



Specifications

Absolute Maximum Ratings at $Ta = 25^{\circ}C$, $V_{SS} = 0$ V

Parameter	Symbol	Pins	Ratings	Unit
Supply voltage	V _{DD} max	V _{DD}	-0.3 to +7.0	٧
	V _{IN} 1 max	CE, CL, DI	-0.3 to +7.0	٧
Maximum input voltage	V _{IN} 2 max	XIN, FMIN, AMIN, IFIN	-0.3 to V _{DD} + 0.3	٧
	V _{IN} 3 max	101, 102	-0.3 to +15	٧
	V _O 1 max	DO	-0.3 to +7.0	V
Maximum output voltage	V _O 2 max	XOUT, PD	-0.3 to V _{DD} + 0.3	V
	V _O 3 max	BO1, BO2, IO1, IO2	-0.3 to +15	٧
	l _O 1 max	BO1	0 to +3.0	mA
Maximum output current	I _O 2 max	DO	0 to +6.0	mA
	I _O 3 max	BO2, IO1, IO2	0 to +10.0	mA
Allowable power dissipation	Pd max	Ta ≤ 85°C [LC72132] DiP16 Ta ≤ 85°C [LC72132M] MFP16	300 140	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	ů

Allowable Operating Ranges at $Ta = -40 \text{ to } +85^{\circ}\text{C}$, $V_{SS} = 0 \text{ V}$

Parameter	Symbol	Pins	Conditions	min	typ	max	Unit
Supply voltage	V _{DD}	V _{DD}		4.5		5.5	V
lanus high laval valenca	V _{IH} 1	CE, CL, DI		0.7 V _{DD}		6.5	V
Input high-level voltage	V _{IH} 2	101, 102		0.7 V _{DD}		13	v
Input low-level voltage	V _{IL}	CE, CL, DI, 101, 102		0		0.3 V _{DD}	٧
Outsut vallage	V _O 1	DO		, 0		6.5	ν
Output voltage	V _O 2	BO1, BO2, IO1, IO2,		0		13	V
	f _{IN} 1	XIN	V _{IN} 1	1		8	MHz
	f _{IN} 2	FMIN	V _{IN} 2	10		160	MHz
Input frequency	f _{IN} 3	AMIN	V _{IN} 3, SNS = 1	2		40	MHz
	f _{IN} 4	AMIN	V _{IN} 4, SNS = 0	0.5		10	MHz
	f _{IN} 5	IFIN	V _{IN} 5	0.4		12	MHz
	V _{1N} 1	XIN	f _{IN} 1	400		1500	mVrms
	V _{IN} 2-1	FMIN	f = 10 to 130 MHz	40		1500	mVrms
	V _{IN} 2-2	FMIN	f = 130 to 160 MHz	70		1500	mVrms
Input amplitude	VIN3	AMIN	f _{IN} 3, SNS = 1	40		1500	mVrms
	V _{IN} 4	AMIN	f _{IN} 4, SNS = 0	40		1500	mVrms
	V _{IN} 5-1	IFIN	f _{IN} 5, IFS = 1	40		1500	mVrms
	V _{IN} 5-2	IFIN	f _{IN} 6, IFS = 0	70		1500	mVrms
Supported crystals	Xtal	XIN, XOUT	*	4.0		8.0	MHz


Note: * Recommended crystal oscillator CI values:

CI ≤ 120 Ω (For a 4.5 MHz crystal)

CI ≤ 70 Ω (For a 7.2 MHz crystal)

<Sample Oscillator Circuit>
Crystal oscillator: HC-49/U (manufactured by Kinseki, Ltd.), CL = 12 pF

The circuit constants for the crystal oscillator circuit depend on the crystal used, the printed circuit board pattern, and other items. Therefore we recommend consulting with the manufacturer of the crystal for evaluation and reliability.



Electrical Characteristics for the Allowable Operating Ranges at Ta = -40 to +85°C, $V_{SS} = 0$ V

Parameter	Symbol	Pins	Conditions	min	typ	max	Unit
	Rf1	XIN			1.0		MΩ
manus de la companya	Rf2	FMIN			500		kΩ
Built-in feedback resistance	Rf3	AMIN		T	500		kΩ
	Rf4	IFIN			250		kΩ
- W. A. W. A	Rpd1	FMIN		1	200		kΩ
Built-in pull-down resistor	Rpd2	AMIN			200		kΩ
Hysteresis	VHIS	CE, CL, DI, 101, 102		<u> </u>	0.1 V _{DD}		V
Output high level voltage	V _{OH} 1	PD	I _O = -1 mA	V _{DD} – 1.0			V
	V _{OL} 1	PD	I _O = 1 mA			1.0	٧
			l _O = 0.5 mA			0.5	٧
	V _{OL} 2	BOT	l _O = 1 mA			1.0	٧
			1 ₀ = 1 mA			0.2	٧
Output low level voltage	V _{OL} 3	DO	I _O = 5 mA			1.0	V
			l _O = 1 mA			0.2	٧
	V _{OL} 4	BO2, 101, 102	I _O = 5 mA			1.0	٧
			I _O = 8 mA			1.6	٧
	I _{IH} 1	CE, CL, DI	V _I = 6.5 V			5.0	μΑ
	I _{IH} 2	1O1, IO2	V _i = 13 V			5.0	μА
Input high level current	I _{IH} 3	XIN	$V_{l} = V_{DD}$	2.0		11	μĀ
·	I _{IH} 4	FMIN, AMIN	V _I = V _{DD}	4.0		22	μА
	I _{IH} 5	IFIN	$V_1 = V_{DD}$	8.0		44	μА
	J ₁₁ _1	CE, CL, DI	V ₁ = 0 V			5.0	μА
	I _{IL} 2	101, 102	V _I = 0 V			5.0	μА
Input low level current	I _{IL} 3	XIN	V ₁ = 0 V	2.0		11	μА
	I _{IL} 4	FMIN, AMIN	V ₁ = 0 V	4.0		22	μА
	I _{IL} 5	IFIN	V _I = 0 V	8.0		44	μА
A	l _{OFF} 1	BO1, BO2, IO1, IO2	V _O = 13 V			5.0	μА
Output off leakage current	l _{OF#} 2	DO	V _O = 6.5 V			5.0	μА
High level three-state off leakage current	l _{OFFH}	PD	$V_O = V_{DD}$		0.01	200	nA
Low level three-state off leakage current	OFFL	PD	V _O = 0 V		0.01	200	nA
Input capacitance	C _{IN}	FMIN			6		pF
	l _{DD} 1	V _{DD}	Xtal = 7.2 MHz, f _{IN} 2 = 130 MHz, V _{IN} 2 = 40 mVrms		5	10	mA
Current drain	I _{DO} 2	V _{DD}	PLL block stopped (PLL INHIBIT), Xtal oscillator operating (Xtal = 7.2 MHz)		0.5		mA
	1003	V _{DD}	PLL block stopped Xtal oscillator stopped			10	μА

Pin Functions

Symbol	Pin No. (MFP pin Nos. are in parentheses.)	Туре	Functions	Circuit configuration
XIN XOUT	1 16	Xtal OSC	Crystal resonator connection (4.5/7.2 MHz)	A02598
FMIN	12	Local oscillator signal input	FMIN is selected when the serial data input DVS bit is set to 1. The input frequency range is from 10 to 160 MHz. The input signal passes through the internal divide-bytwo prescaler and is input to the swallow counter. The divisor can be in the range 272 to 65535. However, since the signal has passed through the divide-by-two prescaler, the actual divisor is twice the set value.	A02599
AMIN	. 11	Local oscillator signal input	AMIN is selected when the serial data input DVS bit is set to 0. When the serial data input SNS bit is set to 1: The input frequency range is 2 to 40 MHz. The signal is directly input to the swallow counter. The divisor can be in the range 272 to 65535, and the divisor used will be the value set. When the serial data input SNS bit is set to 0: The input frequency range is 0.5 to 10 MHz. The signal is directly input to a 12-bit programmable divider. The divisor can be in the range 4 to 4095, and the divisor used will be the value set.	A02598
CE	2	Chip enable	Set this pin high when inputting (DI) or outputting (DO) serial data.	DS
CL	4	Clock	Used as the synchronization clock when inputting (DI) or outputting (DO) serial data.	A02500
DI	3	Data input	Inputs serial data transferred from the controller to the LC72132.	A02500
DO	5	Data output	Outputs serial data transferred from the LC72132 to the controller. The content of the output data is determined by the serial data DOC0 to DOC2.	A02501
V _{DD}	13	Power supply	The LC72132 power supply pin. (V _{DD} = 4.5 to 5.5 V) The power-on reset circuit operates when power is first applied.	

Continued on next page.

Continued from preceding page.


Symbol	Pin No. (MFP pin Nos. are in parentheses.)	Туре	Functions	Circuit configuration
V _{SS}	15	Ground	The LC72132 ground	_
BO1 BO2	6 7	Output port	Dedicated output pins The output states are determined by BO1, BO2 bits in the serial data. Data: 0 = open, 1 = low A time base signal (8 Hz) can be output from the BO1 pin. (When the serial data TBC bit is set to 1.) Care is required when using the BO1 pin, since it has a higher on impedance that the other output port (BO2). All output ports are set to the open state following a power-on reset.	A02601
101 102	8 10	I/O port	• I/O dual-use pins • The direction (input or output) is determined by bits IOC1 and IOC2 in the serial data. Data: 0 = input port, 1 = output port • When specified for use as input ports: The state of the input pin is transmitted to the controller over the DO pin. Input state: low = 0 data value high = 1 data value • When specified for use as output ports: The output states are determined by the IO1 and IO2 bits in the serial data. Data: 0 = open, 1 = low • These pins function as input pins following a power on reset.	A02502
PD	14	Charge pump output	PLL charge pump output When the frequency generated by dividing the local oscillator frequency by N is higher than the reference frequency, a high level is output from the PD pin. Similarly, when that frequency is lower, a low level is output. The PD pin goes to the high impedance state when the frequencies match.	A02603
IFIN	9	IF counter	Accepts an input in the frequency range 0.4 to 12 MHz. The input signal is directly transmitted to the IF counter. The result is output starting the MSB of the IF counter using the DO pin. Four measurement periods are supported: 4, 8, 32, and 64 ms.	A02599

Serial Data I/O Methods


The LC72132 inputs and outputs data using the Sanyo CCB (computer control bus) audio LSI serial bus format. This LSI adopts an 8-bit address format CCB.

					Add	lress			·	Function
	I/O mode	Во	B1	B2	B3	A0	A1	A 2	А3	rancion
1	IN1 (82)	0	0	0	1	0	1	o	0	Control data input mode (serial data input) 24 data bits are input. See the "DI Control Data (serial data input) Structure item for details on the meaning of the input data.
2	IN2 (92)	1	0	0	1	0	1	0	0	Control data input mode (serial data input) 24 data bits are input. See the "DI Control Data (serial data input) Structure" item for details on the meaning of the input data.
3	OUT (A2)	o	1	0	1	٥	1	0	0	Data output mode (serial data output) The number of bits output is equal to the number of clock cycles. See the "DO Output Data (Serial Data Output) Structure" item for details on the meaning of the output data.
		B1 L: Norm	B2	.	3	A0)	AI	AZ		First Date OUT Access

- 1. DI Control Data (Serial Data Input) Structure
 - IN1 Mode



• IN2 Mode



2. DI Control Data Functions

No.	Control block/data				F	unctions		Related data
	Programmable divider data	Data that	sets the pr	rogramma	ble divide	r.		
	P0 to P15					. The LSB char	nges depending on	
		DVS and	SNS. (*: c	fon't care)				
		DVS	SNS	LSB	Diviso	r setting (N)	Actual divisor	
		1	*	P0	272	to 65535	Twice the value of the setting	
		0	1	P0	272	to 65535	The value of the setting	
		0	0	P4	4	to 4095	The value of the setting	
(1)		Note: P0 to P3 are ignored when P4 is the LSB. Selects the signal input pin (AMIN or FMIN) for the programma						
i	DVS, SNS		•				grammable divider, switches	
		the input I	e input frequency range. (*: don't care) DVS SNS Input pin Input freq			,		
		DVS	SNS	Input	nput frequency range			
		1	1 • FMIN 10 to 160 MHz					
	•	0	1	AM	2 to 40 MHz			
		0	0	AM			0.5 to 10 MHz	
						item for more i	nformation.	
1	Reference divider data	• Reference	trequenc	y (tref) sel	ection da	a.		
	R0 to R3	R3						
		0						
		0						
		0						
		0 1 0 0 12.5 0 1 0 1 6.25 0 1 1 0 3.125						
			1 1 1 1					
		0	1	1	1		3.125	
		1	0	0	0		10	
		1	0	0	1		9	
(2)			0	1 1	0		5 1	
			1	-	,		3	
		1	1	ŏ	1		15	
		1	1	1	0	PLL	INHIBIT + Xtal OSC STOP	
		1	1	1	1		PLL INHIBIT	
		Note: PLI		ما المالية المالية		15	s block are expand the EARIN	
							r block are stopped, the FMIN, e (ground), and the charge pump	-
			to the hig					
	XS	 Crystal re 		election				
		XS = 0: 4 XS = 1: 7						
				ncy is sele	ected afte	r the power-on	reset.	
	IF counter control data	• IF counter		<u> </u>				
	CTE	CTE = 1:						
		CTE = 0:						IFS
	GT0, GT1	• Determine	es ine IF C	ounter me	asuremer	п репод.		, "" >
(0)		GT1	GT0	Mea	pasurement time (ms)		Wait time (ms)	
(3)		0	0	4		3 to 4		
		0	1	8		3 to 4		
		1	1 0 32 7 to 8					
		1 1 64 7 to 8 Note: See the "IF Counter" item for more information.						
		-						
(4)	I/O port specification data IOC1, IOC2		the I/O dir input mod			ctional pins IO1	and IO2.	1
<u> </u>	Output port data					4 BO1 BO2 1/	OT and IO2 output ports	
(5)	BO1, BO2, IO1, IO2	Data: 0 =			at nom th	0 00 i, 00z, K	or and roe output ports	1001
1 (3)]	1	• •		elected af	ter the power-c	on reset.	IOC2
							••••	· · · · · · · · · · · · · · · · · · ·

Continued on next page.

Continued from preceding page.

No.	Control block/data	ĺ			Functions		Related data
	DO pin control data	Data that	determine	s the DO	pin output		
	DOC0, DOC1, DOC2	DOC2	DOC1	DOC0		DO pin state	
1		0	0	0	Open	DO PIN OLAIC	
		0	Ö	1	Low when the unloc	k state is detected	1
		0	1	0	end-UC*1		
		0	1	1	Open		
		1 1	0	0	Open The IO1 pin state *2	1	
	,	1	1	0	The IO2 pin state*2		
		1	1	1	Open		
		The open	state is s	elected af	ter the power-on reset.		
		Note: 1.	end-UC: (Check for	IF counter measureme	ent completion	
(6)		l 100	pin	_\1-			ULO, UL1, CTE,
(0)		50		_~		*	IOC1, IOC2
			Φ.	Counter	eta et	② Counter ③ CE: high	
			v	Counter	start	complete '	
			① When	end-UC is	set and the IF counte	A02608 r is started (i.e., when CTE is changed	
						ically goes to the open state.	
		1	_		inter measurement cor nt completion state.	npletes, the DO pin goes low to indicate	
-			③ Deper	ding on s	erial data I/O (CE: high	i) the DO pin goes to the open state.	
		1			•	ocified to be an output port.	
		Caution: Th	ne state of oh) will be	the DO pi	n during a data input per pardless of the state of	eriod (an IN1 or IN2 mode period with CE ithe DO control data (DOC0 to DOC2).	:
						(an OUT mode period with CE high)	
						erial data in synchronization with the DO control data (DOC0 to DOC2).	
<u> </u>	Unlock detection data				detection width for che		,
	ULO, UL1					idth is seen as an unlocked state.	
		UL1	ŲĻO	e	E detection width	Detector output	
		0	0	Stopped	.	Open	DOCO,
(7)		0	1	0		øE is output directly	DOC1
ŀ		1	0	±0.55 με	3	øE is extended by 1 to 2 ms	DOCS
		1	1	±1.11		øE is extended by 1 to 2 ms	
1					he DO pin goes low an	d the UL bit in the serial data	
	Phase comparator		omes ze		or dead zone.		-
	control data	i		T			
	DZ0, DZ1	DZ1	DZ0		Dead	zone mode	
		0	0	DZA			
(8)		0	1	DZB			
1		!	0	DZC			
	·	L_1	1	DZD			
		Dead zon	e widths:	DZA < DZ	B < DZC < DZD		
(0)	Clock time base				•	time base signal to be output	BO1
(9)	TBC	<u> </u>			is invalid in this mode.)	301
	Charge pump control data DLC	- Forcibly c	ontrols th	e cnarge p	oump output.		
	_	D	rc		Charge	pump output	i
1,,,,,		l ———	0		operation	·	
(10)			1	Forced		46 A	
						tage (Vtune) going to zero and the VCO by forcing the charge pump output to	
1		low	and setti	ng Viune	10 V _{CC} . (This is the de	adlock clearing circuit.)	
	<u>. </u>	<u> </u>					


Continued on next page.

Continued from preceding page.

No.	Control block/data	Functions	Related data					
(11)	* See the "IF Counter Operation" item for details.							
(12)	LSI test data TEST 0 to 3	- LSI test data TEST0 TEST1 These values must all be set to 0.						
		These test data are set to 0 automatically after the power-on reset.						
(13)	DNC	Don't care. This data must be set to 0.						

3. DO Output Data (Serial Data Output)

• OUT Mode




4. DO Output Data


No.	Control block/data	Functions	Related data
(1)	I/O port data I2, I1	Latched from the pin states of the IO1 and IO2 I/O ports. (These values follow the pin states regardless of the input or output setting.) 11 ← IO1 pin state High: 1 12 ← IO2 pin state Low: 0	IOC1, IOC2
(2)	PLL unlock data UL	Latched from the state of the unlock detection circuit. UL ← 0: Unlocked UL ← 1: Locked or detection stopped mode	ULO, UL1
(3)	IF counter binary data C19 to C0	Latched from the value of the IF counter (20-bit binary counter). C19 ← MSB of the binary counter C0 ← LSB of the binary counter	CTE, GTO, GT1

5. Serial Data Input (IN1/IN2) t_{SU} , t_{HD} , t_{EL} , t_{ES} , $t_{EH} \ge 0.75 \,\mu s$, $t_{LC} \le 0.75 \,\mu s$






@ CL: Normal low




6. Serial Data Output (OUT) t_{SU} , t_{HD} , t_{EL} , t_{ES} , $t_{EH} \ge 0.75 \,\mu s$, t_{DC} , $t_{DH} \le 0.35 \,\mu s$

① CL: Normal high









Note: Since the DO pin is an n-channel open-drain circuit, the time for the data to change (t_{DC} and t_{DH}) will differ depending on the value of the pull-up resistor and printed circuit board capacitance.

7. Serial Data Timing




When stopped with CL low



When stopped with CL high

Parameter	Symbol	Pins	Conditions	min	typ	max	Unit
Data setup time	t _{SU}	DI, CL		0.75			μs
Data hold time	t _{HD}	DI, CL		0.75			μs
Clock low-level time	i c∟	CL		0.75			μѕ
Clock high-level time	t _{CH}	CL		0.75			μs
CE wait time	t _{EL}	CE, CL		0.75		1	μs
CE setup time	tes	CE, CL		0.75			μs
CE hold time	ľЕН	CE, CL		0.75			μs
Data latch change time	¹LC					0.75	μs
Data autout time	toc	DO, CL	Differs depending on the value of the pull-up resistor			2.05	
ata output time	t _{DH}	DO, CE	and the printed circuit board capacitances.			0.35	μз

Programmable Divider Structure



SNS Input pin Set divisor Actual divisor: N Input frequency range (MHz) Twice the set value **FMIN** 272 to 65535 10 to 160 Α AMIN 1 272 to 65535 The set value В 0 2 to 40 С AMIN 4 to 4095 The set value 0.5 to 10

Note: * Don't care.

- 1. Programmable Divider Calculation Examples
 - FM, 50 kHz steps (DVS = 1, SNS = *, FMIN selected)

FM RF = 90.0 MHz (IF = +10.7 MHz)

FM VCO = 100.7 MHz

PLL fref = 25 kHz (R0 to R1 = 1, R2 to R3 = 0)

100.7 MHz (FM VCO) + 25 kHz (fref) + 2 (FMIN: divide-by-two prescaler) = $2014 \rightarrow 07DE$ (HEX)

	_5	<u> </u>			!			7 0															
٥	1	1	1	1	0	1	1	1	1	1	0	٥	٥	0	0	*	1			1	1	0	٥
ьо	1 d	22	ь	р 4	P.5	90	/d	88	60	P10	P11	P12	P13	P14	P15	SNS	DVS	CTE	8X	ВО	F.	R2	R3

A02817

• SW, 5 kHz steps (DVS = 0, SNS = 1, AMIN high-speed side selected)

SW RF = 21.75 MHz (IF = +450 kHz)

SW VCO = 22.20 MHz

PLL fref = 5 kHz (R0 = R2 = 0, R1 = R3 = 1)

22.2 MHz (SW VCO) + 5 kHz (fref) = $4440 \rightarrow 1158$ (HEX)

_	'	_	_	_		`_		_		<u>_</u>				٠									
0	0	0	1	1	0	1	o	1	0	0	0	1	0	0	0	1	0		[٥	1	0	1
å.	P1	S.	£d	14	9ď	94	4 4	86	6d	01d	114	P12	P13	P14	61d	SNS	949	CTE	×S	80	£	B2	В3

A02616

• MW, 10 kHz steps (DVS = 0, SNS = 0, AMIN low-speed side selected)

MW RF = 1000 kHz (IF = +450 kHz)

MW VCO = 1450 kHz

PLL fref = 10 kHz (R0 to R2 = 0, R3 = 1)


 $1450 \text{ kHz (MW VCO)} + 10 \text{ kHz (fref)} = 145 \rightarrow 091 \text{ (HEX)}$

				,	_	ز_	<u>.</u>							ا	٠									
١	*	*	*	*	1	0	0	ō	1	0	0	1	0	0	٥	0	0	0			0	0	0	1
	90	P1	P2	ь	Ρd	96	P6	L 4	84	64	P10	P11	P12	P13	P14	P15	SNS	SAG	CTE	s x	ВО	н1	H2	нз

A0681

IF Counter Structure

The LC72132 IF counter is a 20-bit binary counter. The result, i.e., the counter's msb, can be read serially from the DO pin.



	075	Measurement time								
GT1	GT0	Measurement period (GT) (ms)	Wait time (t _{WU}) (ms)							
0	0	4	3 to 4							
0	1	8	3 to 4							
1	0	32	7 to 8							
1	1	64	7 to 8							


The IF frequency (Fc) is measured by determining how many pulses were input to an IF counter in a specified measurement period, GT.

$$Fc = \frac{C}{GT}$$


$$(C = Fc \times GT)$$

C: Count value (number of pulses)

- 1. IF Counter Frequency Calculation Examples
 - When the measurement period (GT) is 32 ms, the count (C) is 53980 hexadecimal (342400 decimal): IF frequency (Fc) = 342400 + 32 ms = 10.7 MHz




• When the measurement period (GT) is 8 ms, the count (C) is E10 hexadecimal (3600 decimal): IF frequency (Fc) = $3600 \div 8$ ms = 450 kHz



405956

2. IF Counter Operation



A02623

Before starting the IF count, the IF counter must be reset in advance by setting CTE in the serial data to 0.

The IF count is started by changing the CTE bit in the serial data from 0 to 1. The serial data is latched by the LC72132 when the CE pin is dropped from high to low. The IF signal must be supplied to the IFIN pin in the period between the point the CE pin goes low and the end of the wait time at the latest. Next, the value of the IF counter at the end of the measurement period must be read out during the period that CTE is 1. This is because the IF counter is reset when CTE is set to 0.

Note: When operating the IF counter, the control microprocessor must first check the state of the IF-IC SD (station detect) signal and only after determining that the SD signal is present turn on IF buffer output and execute an IF count operation. Autosearch techniques that use only the IF counter are not recommended, since it is possible for IF buffer leakage output to cause incorrect stops at points where there is no station.

IFIN minimum input sensitivity standard

			f (MHz)
IFS	0.4 ≤ f < 0.5	0.5 ≤ f < 8	8 ≤ f ≤ 12
1: Normal mode	40 mVrms (0.1 to 3 mVrms)	40 mVrms	40 mVrms (1 to 10 mVrms)
0: Degradation mode	70 mVrms (10 to 15 mVrms)	70 mVrms	70 mVrms (30 to 40 mVrms)

Note: Value in parentheses are actual performance values presented as reference data.

Unlock Detection Timing

1. Unlock Detection Determination Timing

Unlocked state detection is performed in the reference frequency (fref) period (interval). Therefore, in principle, unlock determination requires a time longer than the period of the reference frequency. However, immediately after changing the divisor N (frequency) unlock detection must be performed after waiting at least two periods of the reference frequency.




Figure 1 Unlocked State Detection Timing

For example, if fref is 1 kHz, i.e., the period is 1 ms, after changing the divisor N, the system must wait at least 2 ms before checking for the unlocked state.






Figure 2 Circuit Structure



3. Unlocked State Data Output Using Serial Data Output

In the LC72132, once an unlocked state occurs, the unlocked state serial data (UL) will not be reset until a data input (or output) operation is performed. At the data output ① point in Figure 3, although the VCO frequency has stabilized (locked), since no data output has been performed since the divisor N was changed the unlocked state data remains in the unlocked state. As a result, even though the frequency has stabilized (locked), the system remains (from the standpoint of the data) in the unlocked state.

Therefore, the unlocked state data acquired at data output ①, which occurs immediately after the divisor N was changed, should be treated as a dummy data output and ignored. The second data output (data output ②) and following outputs are valid data.



Locked State Determination Flowchart


4. Directly Outputting Unlocked State Data from the DO Pin (Set by the DO pin control data)

Since the locking state (high = locked, low = unlocked) is output directly from the DO pin, the dummy data processing described in section 3 above is not required. After changing the divisor N, the locking state can be checked after waiting at least two reference frequency periods.

Clock Time Base Usage Notes

The pull-up resistor used on the clock time base output pin (\overline{BOI}) should be at least 100 k Ω . Also, to prevent chattering we recommend using a Schmitt input at the controller (microprocessor) that receives this signal.

This is to prevent degrading the VCO C/N characteristics when a loop filter is formed using the built-in low-pass filter transistor. Since the clock time base output pin and the low-pass filter have a common ground internal to the IC, it is necessary to minimize the time base output pin current fluctuations and to suppress their influence on the low-pass filter.



Other Items

1. Notes on the Phase Comparator Dead Zone

DZ1	DZ0	Dead-zone mode	Charge pump	Dead zone
0	0	DZA	ON/ON	- −0 s
0	1	DZB	ON/ON	-0 s
1	0	DZC	OFF/OFF	+0 s
1	1	DZD	OFF/OFF	+ +0 s

Since correction pulses are output from the charge pump even if the PLL is locked when the charge pump is in the ON/ON state, the loop can easily become unstable. This point requires special care when designing application circuits.

The following problems may occur in the ON/ON state.

- Side band generation due to reference frequency leakage
- · Side band generation due to both the correction pulse envelope and low frequency leakage


Schemes in which a dead zone is present (OFF/OFF) have good loop stability, but have the problem that acquiring a high C/N ratio can be difficult. On the other hand, although it is easy to acquire a high C/N ratio with schemes in which there is no dead zone, it is difficult to achieve high loop stability. Therefore, it can be effective to select DZA or DZB, which have no dead zone, in applications which require an FM S/R ratio in excess of 90 to 100 dB, or in which an increased AM stereo pilot margin is desired. On the other hand, we recommend selecting DZC or DZD, which provide a dead zone, for applications which do not require such a high FM signal-to-noise ratio and in which either AM stereo is not used or an adequate AM stereo pilot margin can be achieved.

A03990

Dead Zone

The phase comparator compares fp to a reference frequency (fr) as shown in Figure 4. Although the characteristics of this circuit (see Figure 5) are such that the output voltage is proportional to the phase difference ø (line A), a region (the dead zone) in which it is not possible to compare small phase differences occurs in actual ICs due to internal circuit delays and other factors (line B). A dead zone as small as possible is desirable for products that must provide a high S/N ratio.

However, since a larger dead zone makes this circuit easier to use, a larger dead zone is appropriate for popularly-priced products. This is because it is possible for RF signals to leak from the mixer to the VCO and modulate the VCO in popularly-priced products in the presence of strong RF inputs. When the dead zone is narrow, the circuit outputs correction pulses and this output can further modulate the VCO and generate beat frequencies with the RF signal.



2. Notes on the FMIN, AMIN, and IFIN Pins

Coupling capacitors must be placed as close as possible to their respective pin. A capacitance of about 100 pF is desirable. In particular, if a capacitance of 1000 pF or over is used for the IF pin, the time to reach the bias level will increase and incorrect counting may occur due to the relationship with the wait time.

3. Notes on IF Counting → SD must be used in conjunction with the IF counting time When using IF counting, always implement IF counting by having the microprocessor determine the presence of the IF-IC SD (station detect) signal and turn on the IF counter buffer only if the SD signal is present. Schemes in which auto-searches are performed with only IF counting are not recommended, since they can stop at points where there is no signal due to leakage output from the IF counter buffer.


4. DO Pin Usage Techniques

In addition to data output mode times, the DO pin can also be used to check for IF counter count completion and for unlock detection output. Also, an input pin state can be output unchanged through the DO pin and input to the controller.

5. Power Supply Pins


A capacitor of at least 2000 pF must be inserted between the power supply V_{DD} and V_{SS} pins for noise exclusion. This capacitor must be placed as close as possible to the V_{DD} and V_{SS} pins.

Pin States After the Power-ON Reset



188E0A

Application System Example



- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of October, 1995. Specifications and information herein are subject to change without notice.