



LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

TOUCH CONTROL LAMP DIMMER

FEATURES:

- Phase-lock loop synchronization allows use in Wall Switch applications.
- Provides brightness control of incandescent lamps with touch plates or pushbutton switches.
- Controls the "duty cycle" from 23% to 88% (conduction angles for AC half-cycles between 41° and 158°, respectively.)
- Operates at 50Hz/60Hz line frequency.
- Extension input for remote activation.
- Input for slow dimming.
- +12V to +18V operation (Vss VDD).
- LS7231 to LS7234 (DIP);
- LS7231-S to LS7234-S (SOIC) See Figure 1

DESCRIPTION:

LS7231 through LS7234 are MOS integrated circuits designed for the control of brightness of incandescent lamps. The outputs of these ICs control the brightness of a lamp by controlling the firing angle of a triac connected in series with the lamp. All internal timings are synchronized with the line frequency by means of a built-in phase-lock loop circuit. The output occurs once every half-cycle of the line frequency. Within the half-cycle, the output can be positioned anvwhere between 158° conduction angle for maximum brightness and 41° conduction angle for minimum brightness in relation to the AC line frequency. The positioning of the output is controlled by applying a low level at the SENS input or a high level at the EXT input.

These functions may be implemented with very few interface components, as shown in Figure 5. When implemented in this manner, touching of the Touch Plate causes the lamp brightness to change as follows:


- 1. If the Touch Plate is touched momentarily (42ms to 333ms), the lamp is:
 - a) turned off if it was on,
 - b) turned on if it was off.

The brightness resulting is either full brightness or depending on the circuit type, a previous brightness stored in the IC memory.

 If the Touch Plate is touched for a prolonged time (more than 342ms) the light intensity changes slowly. As long as the touch is maintained, the change continues; the direction of change reverses whenever the maximum or minimum brightness is reached.

PIN ASSIGNMENT - TOP VIEW

January 2008



The IC also provides an input for slow dimming. By applying a slow clock to this input, the lamp can be dimmed slowly until total turn off occurs. This fea- ture can be useful at bedtime in a child's room.

INPUT/OUTPUT DESCRIPTION:

Vss (Pin 1)

Supply voltage positive terminal.

DOZE (Pin 2)

A clock applied to this input causes the brightness to decrease in equal increments with each negative transition of the clock. Eventually, when the lamp turns off, this input has no further effect. The lamp can be turned on again by activating either the SENS input or the EXT input. For the transition from maximum brightness to off, a total of 83 clock pulses are needed at the DOZE input. When either the SENS or the EXT input is active, the DOZE input is disabled. (See Figure 7)

CAP (Pin 3)

The CAP input is for the PLL filter capacitor. A 0.047μ F capacitor should be connected to this input.

The functional differences of different versions of the light dimmer ICs are explained in Table 1 and the TRIG output conduction angle diagrams in Figure 2.

PART	TABLE 1 TOUCH TYPE					
	SHORT (Ts1 D	uration)	LON	DIRECTION REVERSAL (Note 3)		
	PRE-TOUCH Ø	POST-TOUCH Ø	PRE-TOUCH Ø	POST-TOUCH Ø		
LS7231	Off Max Intermediate	Max Off Off	Off Max Intermediate	Starts varying at Min Starts varying at Max Starts varying at Pre-Touch brightness	N/A N/A NO	
LS7232	Off Max Intermediate	Memory (Note 1) Off Off	Off Max Intermediate	Starts varying at Memory (Note 2) Starts varying at Max Starts varying at Pre-Touch brightness	YES N/A YES	
LS7233	Off Max Intermediate	Max Off Off	Off Max Intermediate	Starts varying at Min Starts varying at Max Starts varying at Pre-Touch brightness	N/A N/A YES	
LS7234	Off Max Intermediate	Memory (Note 1) Off Off	Off Max Intermediate	Starts varying at Memory (Note 2) Starts varying at Max Starts varying at Pre-Touch brightness	NO N/A NO	

NOTE 1: "Memory" refers to the conduction angle, \emptyset which existed prior to the current off-state.

First time after power-up, the Memory value defaults to maximum conduction angle.

NOTE 2: First time after power-up, LONG touch causes intensity to vary starting at minimum conduction angle.

NOTE 3: NO = Dimming direction does not reverse from prior dimming direction. YES = Dimming direction does reverse from prior dimming direction.

N/A = Does not apply

SYNC (Pin 4)

The AC Line Frequency is applied to this input through an external RC circuit (See Figure 5). The Phase-Lock Loop in the IC synchronizes all internal timings to the AC signal at the SYNC input.

SENS (Pin 5)

A low level activates this input (See Table 1) which controls the turn-on, turn-off and conduction angle \emptyset (See-Figure 3) of the TRIG signal with respect to the SYNC input.

EXT (Pin 6)

The EXT input is functionally identical to the SENS input except that a high level activates this input. It is recommended that the EXT input be used instead of the SENS input when long extension wires are employed between the IC and the Sensing Circuitry (See Figure 5 and Figure 6) because the EXT input is less susceptible to "Noise".

VDD (Pin 4)

7231-011708-2

Supply voltage negative terminal.

TRIG (Pin 8)

The TRIG output is a low level pulse occurring once every half-cycle of the SYNC input. The conduction angle, \emptyset , of the output in relation to the SYNC signal controls the lamp brightness.

In continuous dimming operation (i.e. when the \overline{SENS} input is continuously held low) the TRIG conduction angle, \emptyset , sweeps up and down between 41° and 158° continuously. The time vs \emptyset curve is not linear (See Figure 2). Between two maxima on this curve, there are 4 discontinuous points labeled A1, B1, B2, A2. The discontinuities are as follows:

- 1. From maximum to A1. In this region, Ø is changed by equal increments (Ø) for every 2 SYNC clocks.
- 2. From A1 to B1. In this region, the increments (Ø) take place for every 4 SYNC clocks.
- 3. From B1 to B2. In this region \emptyset is held at a constant level ($\emptyset = 0$).
- 4. From B2 to A2. Same as 2.
- 5. From A2 to Max. Same as 1.

The slower rate of change in ø over A1B1B2A2 region is to accommodate for eye adjustment at lower light intensity.

ABSOLUTE MAXIMUM RATINGS:						
PARAMETER	SYMBOL	VALUE	UNIT			
DC Supply Voltage	Vss	+20	V			
Any Input Voltage	Vin	Vss - 20 to Vss + 0.5	V			
Operating Temperature	TA	0 to +80	°C			
Storage Temperature	TSTG	-65 to +150	°C			

DC ELECTRICAL CHARACTERISTICS:

(TA = 25°C, all voltages referenced to VDD)

PARAMETER Supply Voltage	SYMBOL Vss	MIN +12	TYP –	MAX +18	UNIT V	
Supply Current	Iss	_	1.0	1.4	mA	Vss = +15V, output off
Input Voltages:						•
DOZE LO	Vizl	0	_	Vss - 6	V	-
DOZE HI	Vizh	Vss - 2	_	Vss	V	-
SYNC LO	Virl	0	_	Vss - 9.5	V	-
SYNC HI	Virh	Vss - 5.5	_	Vss	V	-
SENS LO	VIOL	0	_	Vss - 8	V	-
SENS HI	VIOH	Vss - 2	_	Vss	V	-
EXT LO	VIVL	0	_	Vss - 8	V	-
EXT HI	Vivh	Vss - 2	-	Vss	V	-
Input Current:						
SYNC, SENS, EXT HI	Іін	-	_	110	μΑ	With Series 1.5M Resistor to 115VAC Line
SYNC, SENS, EXT LO	lı∟	_	_	100	nA	-
DOZE HI	Іін	_	_	100	nA	-
DOZE LO	lı∟	_	_	100	nA	-
TRIG HI Voltage	Vон	_	Vss	_	V	-
TRIG LO Voltage	Vol	_	Vss - 8	_	V	Vss = +15V
TRIG Sink Current	los	25	-	_	mA	VSS = +15V Vol = VSS - 4V


TIMING CHARACTERISTICS (See Figures 2 and 3):


All timings are based on fs = 60Hz, unless otherwise specified. 50Hz timings are 1.2 times 60Hz timings.

, in anninge are baced en re	001 in , ai ii 000 0 a	101 11100 000		in inge are ne	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
SYNC Frequency	fs	40	-	70	Hz
SHORT TOUCH	TS1	42	-	333	ms
(ON/OFF Operation)					
LONG TOUCH	TS2	342	-	infinite	ms
(Dimming Operation)					
DOZE Frequency	-	-	-	500	Hz
TRIG Pulse Width	Tw	-	33	-	μs
TRIG Conduction-Angle	Ø	41	-	158	degrees
(Note 1)					-
Ø Period (Max to Max in	-	-	7.64	-	seconds
continuous dimming)					
A1B1 = B2A2 duration	-	-	934	-	ms
B1B2 Min. intensity dwell	-	-	500	-	ms


NOTE 1.


In the circuit schematic shown in Figure 5, the SYNC input signal is delayed in phase with respect to the AC Line by about 7°. This delay reduces the conduction angle, \emptyset with respect to the AC Line by 7° from the values shown above.






- R2 and C4 generate the filtered signal for the SYNC input for synchronizing
- the internal PLL with the line frequency.
 R3 and C7 act as a filter circuit for the electronic extension. If extensions are not used, the EXT input (Pin 6) should be tied to VDD (Pin 7).
- R4, R5, R6 set up the sensitivity of the SENS input. C6 provides noise filtering.
- C3 is the filter capacitor for the internal PLL.
- R8 provides current limiting and isolation between the chip output and the triac gate.
- C1 and L are RF filter circuits. In the case of momentary power failure, the circuit state remains unchanged for a period of up to 1 sec. For longerpower interruptions, the output is shut off.





When the DOZE circuit is used, the connection between DOZE input (Pin 2) and Vss (Pin 1) as shown in Figure 5, should be removed.



⁷²³¹⁻⁰¹²⁷⁰³⁻⁸