SONY

CXA1982Q

RF Signal Processing Servo Amplifier for CD players

For the availability of this product, please contact the sales office.

Description

The CXA1982Q is a bipolar IC with built-in RF signal processing and various servo ICs. A CD player servo can be configured by using this IC, DSP and driver.

Features


- Low operating voltage (Vcc VEE = 2.8 to 4.0V)
- Low power consumption (36mW, Vcc = 3.0V)
- Supports pickup of either current output, voltage output
- Supports tracking system balance adjustment externally
- Single power supply and positive/negative dual power supplies

Applications

- RF I-V amplifier, RF amplifier
- Focus and tracking error amplifier
- APC circuit
- · Mirror detection circuit
- · Defect detection and prevention circuits
- · Focus servo control
- Tracking servo control
- Sled servo control

Structure

Bipolar silicon monolithic IC



Absolute Maximum Ratings (Ta = 25°C)

- Supply voltage Vcc 12 V
 Operating temperature Topr −20 to +75 °C
- Storage temperature Tstg −65 to +150 °C
- Allowable power dissipation

P_D 833 mW


Recommended Operating Condition

Operating supply voltage

Vcc - Vee 2.8 to 4.0 V

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

Block Diagram



- The switch state in Block Diagram is for initial resetting.
- Switch turns to side for 1 and to side for 0 in Serial Data Truth Table.
- DFCT switch turns to side when defect signal generates for DEFECT = E in Serial Data Truth Table.
- TG1 switch turns to ∘ side and TG2 switch is left open when TG1 and TG2 (address 1 : D3) is 1.

CXA1982Q



Pin Description

Pin No.	Symbol	I/O	Equivalent circuit	Description
1	FEO	0	25p 147 174k 300µ 10k \$51k	Focus error amplifier output. Connected internally to the FZC comparator input.
2	FEI	I	2 147 100k	Focus error input.
3	FDFCT	I	3 + 147 W	Capacitor connection pin for defect time constant.
4	FGD	I	147 W ≥ 68k 130k 20μ	Ground this pin through a capacitor when decreasing the focus servo high-frequency gain.
5	FLB	I	40k	External time constant setting pin for increasing the focus servo low-frequency.
6	FE_O	0		Focus drive output.
13	TA_O	0	6 13 16	Tracking drive output.
16	SL_O	0	250µ	Sled drive output.
7	FE_M	I	7 \$\frac{147}{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\qquad\circ{\text{\$\sqrt{\text{\$\sqrt{\text{\$\sqrt{\qcut{\$\sqrt{\qquad\circ{\text{\$\sqrt{\qquad\circ{\text{\$\sqrt{\qquad\circ{\eqrt{\$\sqrt{\qquad\circ{\ext{\$\sqrt{\qquad\circ{\ext{\$\sqrt{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\eqrt{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\eqrt{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\qquad\circ{\qqq}}}{\qqqq\qqq\eq\eq\eq\eq\eq\eq\eq\eq\eq\eq\	Focus amplifier inverted input.

Pin No.	Symbol	I/O	Equivalent circuit	Description
8	SRCH	I	8 147 W 50k ₹ 111µ	External time constant setting pin for generating focus servo waveform.
9	TGU	I	9 \$110k 20k W \$82k	External time constant setting pin for switching tracking high-frequency gain.
10	TG2	1	470k ≥ 2μ	External time constant setting pin for switching tracking high-frequency gain.
11	FSET	-	147k 11)	High cut-off frequency setting pin for focus and tracking phase compensation amplifier.
12	TA_M	-	147 111µ	Tracking amplifier inverted input.
14	SL_P	I	147 H	Sled amplifier non-inverted input.
15	SL_M	I	147 (15) 147 22µ	Sled amplifier inverted input.

Pin No.	Symbol	I/O	Equivalent circuit	Description
17	ISET	I	147	Setting pin for Focus search, Track jump, and Sled kick current.
19	CLK	I	Δ Δ Δ 15μ	Serial data transfer clock input from CPU. (no pull-up resistance)
20	XLT	I		Latch input from CPU. (no pull-up resistance)
21	DATA	I	19 147 1k 20 W W	Serial data input from CPU. (no pull-up resistance)
22	XRST	I	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Reset input; resets at Low. (no pull-up resistance)
23	C. OUT	0	147 (23) → Wy →	Track number count signal output.
24	SENS	0	(23) (24) (24) (3) (4) (5) (6) (6) (7) (7) (8) (8) (9) (9) (9) (9) (9) (9) (9) (9) (9) (9	Outputs FZC, DFCT, TZC, gain, balance, and others according to the command from CPU.
25	FOK	0	25 147 \$ 40k \$ 100k	Focus OK comparator output.
26	CC2	I	28 ± 147 ± 27	Input for the DEFECT bottom hold output with capacitance coupled.
27	CC1	0	T S W S S S S S S S S S S	DEFECT bottom hold output.
28	СВ	I	147 A 26	Connection pin for DEFECT bottom hold capacitor.

Pin No.	Symbol	I/O	Equivalent circuit	Description
29	СР	ı	29 147 (29 1) 147	Connection pin for MIRR hold capacitor. MIRR comparator non-inverted input.
30	RF_I	I	\$ 147 + W + W + K }	Input for the RF summing amplifier output with capacitance coupled.
31	RF_O	0		RF sunning amplifier output. Eye-pattern check point.
32	RF_M	I	31 147 1 1 1 47 1 1 1 1 47	RF summing amplifier inverted input. The RF amplifier gain is determined by the resistance connected between this pin and RFO pin.
33	LD	0	10k \$ 10k \$ 33	APC amplifier output.
34	PD	ı	130k 17µ 100k 34	APC amplifier input.
35 36	PHD1 PHD2	I I	10k W 147 10k W 100μ 11.6k	RF I-V amplifier inverted input. Connect these pins to the photo diode A + C and B + D pins.

Pin No.	Symbol	I/O	Equivalent circuit	Description
37	FE_BIAS	ſ	32k W— 164k 37) — 25p N 8µ	Bias adjustment of focus error amplifier.
38 39	FE	I I	38 147 260k 39 10µ ≥ 513	F I-V and E I-V amplifier inverted input. Connect these pins to photo diodes F and E.
40	EI	_	260k √√√√√√√√√√√√√√√√√√√√√√√√√√√√√√√√√√√√	I-V amplifier E balance adjustment.
42	TEO	0	147 W 300µ	Tracking error amplifier output. E-F signal is output.
43	NC	_		

Pin No.	Symbol	I/O	Equivalent circuit	Description
44	TEI	I	44 147 100k	Tracking error input.
47	TDFCT	-	47 H	Capacitor connection pin for defect time constant.
45	ATSC	-	\$1k \$100k \$100k \$11k	Window comparator input for ATSC detection.
46	TZC	ı	10k 46 10k 10k 10k	Tracking zero-cross comparator input.
48	VC	0	50 \$120 W \$120 VC	(Vcc + Vee)/2 DC voltage output.

 $(VCC = 1.5V, VEE = -1.5V, Ta = 25^{\circ}C)$

Electrical Characteristics


12 13 14 15 16 17 18 18 18 19 10 14 19 10 14 15 16 17 18 18 14 15 16 17 18 18 12 18 12 18 14 18 18 18 18 18 18											\ \display	20) difip	v.									\vdash			Ratings		
13 14 15 16 17 18 RST 18 ROWNDOWNOWNOWNOWNOWNOWNOWNOWNOWNOWNOWNOWNOWNO	met -	-	SON COLIGINALIS	SW COLIGINAL	SW Collainolls	SAV COLUMNOLS	SW COLIGINAL	SW COLUMNIA	SINDINGINO AND	SVV COLIDINALS	v coridinories		<u></u>								SD	Measu		Measurement conditions		ı yatıı ığa		Unit
RST 18	1 2 3 4 5 6 7 8 9 10 11	1 2 3 4 5 6 7 8 9 10 11	2 3 4 5 6 7 8 9 10 11	3 4 5 6 7 8 9 10 11	4 5 6 7 8 9 10 11	5 6 7 8 9 10 11	6 7 8 9 10 11	7 8 9 10 11	8 9 10 11	9 10 11	10 11	7			7	13			17	18	5	ment			Min.	Typ.	Мах.	5
1 41 -18 -12 -8 31 14 14 -18 -12 -8 1 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14 14	Current consumption 1	urrent consumption 1																			RST				8	12	18	mA
1 31 14Hz input ratio -50 0 50 1 14Hz input ratio 25.1 28.1 31.1 1 V1 = 100mVbc 1.2 1.3 1 V1 = 100mVbc -0.9 -0.3 1 V1 = 14Hz I/O ratio 27.0 30.0 33.0 1 V1 = 14Hz I/O ratio 27.0 30.0 33.0 1 V1 = 14Hz I/O ratio 27.0 30.0 33.0 1 V1 = 14Hz I/O ratio 27.0 30.0 33.0 1 V1 = 14Hz I/O ratio 1.0 1.3 -1.0 1 V1 = 14Hz I/O ratio 7.2 1.3 -1.0 1 V1 = 14Hz I/O ratio 7.2 1.3 -1.0 1 V1 = 14Hz I/O ratio 7.2 1.2 1.0 1 V1 = 14Hz I/O ratio 7.2 1.2 1.0 1 V1 = 14Hz I/O ratio 7.2 1.2 1.0 1 V1 = 14FmV 1.2 1.2 <td>Current consumption 2</td> <td>urrent consumption 2</td> <td></td> <td>41</td> <td></td> <td></td> <td>-18</td> <td>-12</td> <td>8-</td> <td>mA</td>	Current consumption 2	urrent consumption 2																				41			-18	-12	8-	mA
1 1kHz input ratio 25.1 28.1 31.1 1 V1 = 100mVbc 1.2 1.3 1 V1 = 100mVbc -0.9 -0.3 1 V1 = 14kHz I/O ratio 27.0 30.0 33.0 2 V1 = 14kHz I/O ratio 27.0 30.0 33.0 3 V1 = 14kHz I/O ratio 27.0 30.0 33.0 4 V1 = 14kHz I/O ratio 27.0 30.0 33.0 4 V1 = 14kHz I/O ratio -3.0 0 35.0 5 V1 = 14kHz I/O ratio -25 0 25 7 V1 = 14kHz I/O ratio 7.2 10.3 13.3 8 V1 = 14kHz I/O ratio 7.2 10.2 13.2 9 V1 = 14kHz I/O ratio 7.2 10.2 13.2 1 V1 = 14kHz I/O ratio 7.2 10.2 13.2 1 V1 = 14kHz I/O ratio 7.2 10.2 13.2 2 V1 = 14kHz I/O ratio -1.3 -1.3 -1.0 3 V2 = 145mV -0.0 -1.3	Offset																					31			-20	0	20	л У
V1 = 100mVbc 1.2 1.3 — V1 = −100mVbc — −0.9 −0.3 V1 = 14kHz I/O ratio 27.0 30.0 33.0 V1 = 14kHz I/O ratio 27.0 30.0 33.0 V1 = 14kHz I/O ratio 27.0 30.0 33.0 V1 = 100mVbc 1.0 1.3 — V1 = 14kHz 7.3 10.3 13.3 V1 = 14kHz 7.3 10.2 13.3 V1 = 14khz 1.2 1.45 — V1 = 14kmV -900 -1.33 -1.0 V2 = 145mV -900 -1.33 -1.0 V V2 = 170mV -200 500 V V3 -100 100 V V3 -100 100 V V3 -100 100 <t< td=""><td>Voltage gain O O</td><td>Voltage gain O</td><td></td><td>0</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td> </td><td>Hz input ratio</td><td>25.1</td><td>28.1</td><td>31.1</td><td>8</td></t<>	Voltage gain O O	Voltage gain O		0																			 	Hz input ratio	25.1	28.1	31.1	8
N V1 = −100m VDC − −0.9 −0.3 N V1 = 1 kHz I/O ratio 27.0 30.0 33.0 N V1 = 1 kHz I/O ratio 27.0 30.0 33.0 N V1 = 1 kHz I/O ratio 27.0 30.0 33.0 N V1 = 1 kHz I/O ratio −3.0 0 3.0 N V1 = 1 kHz I/O ratio −2.0 0 3.0 N V1 = 1 kHz I/O ratio −2.5 0 2.5 N V1 = 1 kHz I/O ratio −2.5 0 3.0 N V1 = 1 kHz I/O ratio −2.5 0 2.5 N V1 = 1 kHz I/O ratio −2.5 0 2.5 N V1 = 1 kHz I/O ratio −2.5 0 2.5 N N1 = 1 kHz I/O ratio −2.5 0 2.5 N N1 = 1 kHz I/O ratio −2.5 0 2.5 N N1 = 1 kHz I/O ratio −3.0 −3.0 0 N N2 = 1 20mV −9.0 −1.3 −1.0 N N2 = 1 70mV −2.0 −3.0 0 N N2 = 1 70mV −2.0 −2.0 0	Max. output voltage-High O	Max. output voltage-High	0																					'1 = 100mVpc	1.2	1.3		>
1 V1 = 1 HHZ I/O ratio 27.0 30.0 33.0 V1 = 1 HHZ I/O ratio 27.0 30.0 33.0 33.0 V1 = 1 HHZ I/O ratio 27.0 30.0 33.0 33.0 V1 = 1 HHZ I/O ratio 27.0 30.0 33.0 33.0 V1 = 1 HHZ EI: 39kΩ 7.2 10.2 13.2 V1 = 1 HHZ EI: 39kΩ 7.2 10.2 13.2 V1 = 1 HHZ EI: 39kΩ 7.2 10.2 13.2 V1 = 1 HYDC EI: 39kΩ 7.2 10.2 13.2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Max. output voltage-Low O	Max. output voltage-Low	0	0																		^				6.0-	-0.3	>
N1 = 1kHz I/O ratio 27.0 30.0 33.0 N1 = 1kHz I/O ratio 27.0 30.0 33.0 N1 = 14kHz I/O ratio -3.0 0 3.0 N1 = 100mVbc 1.0 1.3 -1.0 N1 = 100mVbc -25 0 25 N1 = 14kHz 7.3 10.3 13.3 N1 = 14kHz 7.3 10.3 13.3 N1 = 14kHz 7.3 10.3 13.3 N1 = 14kHz 1.2 1.45 N1 = 14kHz 1.2 1.45 N2 = 120mV -900 33 N2 = 120mV -900 -1.33 -1.0 N2 = 145mV -400 350 N -1.50 -1.50 -1.50 -1.50 N N2 = 170mV -200 -200 500 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00 -1.00<	Offset	Offset																				_			-120	0	120	/m
V1 = 1kHz I/O ratio 27.0 30.0 33.0 V1 = 100mVbc 1.0 1.3 — V1 = 100mVbc — — — 1.0 V1 = 100mVbc — — — — V1 = 100mVbc — — — — V1 = 1kHz — — — — 13.3 V1 = 1kHz FI: 39kΩ 7.2 10.2 13.2 V1 = 1Vbc — — — — — V1 = 1Vbc EI: 39kΩ — — — — V2 = 145mV — — — — — 900 V2 = 170mV — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — <td>Voltage gain 1 O</td> <td>Voltage gain 1</td> <td>0</td> <td></td> <td>></td> <td></td> <td>27.0</td> <td>30.0</td> <td>33.0</td> <td>용</td>	Voltage gain 1 O	Voltage gain 1	0																				>		27.0	30.0	33.0	용
1 V1 = 100mVbc 1.0 1.3 — 2 V1 = 100mVbc — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — — <	Voltage gain 1	Voltage gain 1	0	0																			>	1 = 1kHz I/O ratio	27.0	30.0	33.0	용
N1 = 100mVbc 1.0 1.3 -1.0 N = 100mVbc -25 0 25 N = 14kHz 7.3 10.3 13.3 N = 1kHz 7.3 10.3 13.3 N = 1kHz 7.2 10.2 13.2 N = 1kHz 7.2 10.2 13.2 N = 1kHz 7.2 10.3 13.3 N = 1Vbc 1.2 1.45 N = 120mV -900 -0 -300 N = 120mV -900 -0 -300 N = 170mV 350 1500 N = 170mV -200 500 N = 170mV -200 500	Voltage gain difference																								-3.0	0	3.0	ф
1 42 -1.0 -1.3 -1.0 2 -25 0 25 3 V1 = 1kHz 7.3 10.3 13.3 4 V1 = 1kHz 7.2 10.2 13.2 5 V1 = 1kHz 1.2 1.2 10.2 13.2 6 V1 = 1Vbc 1.2 1.45 7 V1 = 1Vbc -900 -0.30 -300 8 V2 = 120mV -900 900 -300 9 V2 = 145mV -400 350 1500 9 V2 = 170mV 350 500 500 9 48 -100 100 100	Max. output voltage-High O	Max. output voltage-High	0	0																				'1 = 100mVpc	1.0	1.3	-	>
42 v1 = 1kHz 7.3 10.3 13.3 1 V1 = 1kHz 7.2 10.2 13.2 2 V1 = 1 kHz 1.2 1.2 1.3 13.2 3 V1 = 1 Vbc 1.2 1.45 — 4 V1 = 1 Vbc 1.2 1.45 — 5 33 V2 = 120mV —900 300 6 N2 = 145mV -400 900 7 N2 = 170mV 350 1500 9 100 100	Max. output voltage-Low O		0																							-1.3	-1.0	>
V1 = 1kHz 7.3 10.3 13.3 V1 = 1kHz EI: 39kΩ 7.2 10.2 13.2 V1 = 1Vbc 1.2 1.45 — V1 = 1Vbc EI: 39kΩ — — -1.33 —1.0 V2 = 120mV — 900 — 300 V2 = 145mV — 400 900 V3 V2 = 170mV 350 1500 V3 V3 = 170mV 500 500 V4 0.8mA sink — -200 500	Offset	Offset																				42			-25	0	25	MV
V1 = 1kHz EI: 39kΩ 7.2 10.2 13.2 V1 = 1VDc 1.2 1.45 — V1 = 1VDc EI: 39kΩ — —1.33 —1.0 O 33 V2 = 120mV —900 —300 O V2 = 145mV —400 900 O V2 = 170mV 350 1500 O V2 = 170mV 500 100	D Voltage gain Fo	Voltage gain F ₀	0	0	0																		_	'1 = 1kHz	7.3	10.3	13.3	дB
V1 = 1Vbc 1.2 1.45 — V1 = 1Vbc EI: 39kΩ — −1.33 −1.0 O 33 V2 = 120mV −900 −300 O V2 = 145mV −400 900 O V2 = 170mV 350 1500 O V2 = 170mV 500 1500 A 0.8mA sink −200 500 V2 −100 100	© O O O	Voltage gain Eo O					0																>	= 1kHz	7.2	10.2	13.2	ВВ
O 33 V1 = 1Vbc EI: 39kΩ — −1.33 −1.0 O 33 V2 = 120mV −900 −300 O V2 = 145mV −400 900 O V2 = 170mV 350 1500 O V2 = 170mV 500 500 A 0.8mA sink −200 500 V 48 −100 100	H Max. output voltage-High	Max. output voltage-High	0	0	0																		>	1 = 1VDC	1.2	1.45	I	>
0 33 V2 = 120mV -900 -300 0 V2 = 145mV -400 900 0 V2 = 170mV 350 1500 0 V2 = 170mV 500 500 48 -100 100	Max. output voltage-Low	0					0															_	>	$1 = 1$ VDC EI: 39k Ω	I	-1.33	-1.0	>
O V2 = 145mV −400 900 O V2 = 170mV 350 1500 O V 0.8mA sink −200 500 48	Output voltage 1	Output voltage 1																	0			33		′2 = 120mV	006-		-300	μV
O V2 = 170mV 350 1500 O W O.8mA sink -200 500 -100 100	Output voltage 2																		0				_	′2 = 145mV	-400		006	μV
O	Output voltage 3																		0				_	'2 = 170mV	350		1500	/m
-100	Output voltage 4	Output voltage 4																0	0				0	.8mA sink	-200		200	μV
	Center amplifier output	Center amplifier output offset	0	0	0	0	0	0	0	0	0										-				-100		100	Jm




	L	21								SW C	SW conditions	Suc							2				Ratings		<u>+</u>
		Item	-	7	б	4	2	9	7 8	6	10	7	12	13	4 +	15 1	16 17	18	20	ment pin	Measurement conditions	Min.	Typ.	Мах.	<u> </u>
T23		DC voltage gain									0								88	9		18	21.0	24	용
T24		FCS total gain																	-		T23+ T8 (or T9)	49	51	53	용
T25	0/	Feed through									0								00		Output gain difference between SD = 00 and SD = 08.			-35	쁑
T26	viəs (Max. output voltage-High									0	0							08		V1 = 200mVbc	1.0	1.3		>
T27	FCS	Max. output voltage-Low									0	0							88		V1 = -200mVbc	I	-1.3	-1.0	>
T28		Search voltage (–)																	02			-640	-200	-360	ъ Уш
T29		Search voltage (+)																	03	-		360	200	640	٦ ک
T30		FZC threshold	0																00	24	Pin 1 threshold	185	225	265	μV
T31		DC voltage gain						0											25	13		12.25	14.6	17.6	dВ
T32		TRK total gain																			T31+T14	22.9	24.9	26.9	ф
T33		Feed through						0													Output gain difference between $SD = 20$ and $SD = 25$.			-39	쁑
T34	0/	Max. output voltage-High						0						0							V1 = -0.5Vpc	1.0	1.3		>
T35	nəs X	Max. output voltage-Low						0						0					-		V1 = +0.5Vbc		-1.3	-1.0	>
T36	ІЯТ	Jump output voltage (-)																	2C			-640	-200	-360	M\
T37		Jump output voltage (+)																	28	_		360	200	640	μV
T38		ATSC threshold (-)							0										25	10		-25	-15	<i>L</i> –	ΛW
T39		ATSC threshold (+)							0										25	_		7	15	25	μV
T40		TZC threshold							0										25	24		-20	0	20	/m
T41	EOK	FOK threshold															0		38	25		-400	-356	-330	μV

.±						_	_	N	۵	<u>a</u>	N	N	۵	۵
	5	ф	ВВ	>	>	λ N	æ N	ΚΉ	d-d/	d-d/	Ϋ́	KHz	Vp-p	Vp-p
	Мах.		-34		-1.0	-450	750		0.3		-		0.5	
Ratings	Typ.			1.3	-1.3	009-	009							
	Min.	20		1.0		-750	450	30		1.8		2.5		1.8
Mossinsomont conditions			Output gain difference between SD = 20 and SD = 25.	V1 = +0.4Vbc	V1 = -0.4Vbc			Measures at C. OUT pin.	Measures at C. OUT pin.	Measures at C. OUT pin.	Measures at SENS pin.	Measures at SENS pin.	Measures at SENS pin.	Measures at SENS pin.
Measure-	ment pii	16					-	23		-	24			-
6	S	25	20	25	-	23	22	4		-	10			-
	18													
	17													
	16													
	15							0	0	0				
	14	0	0	0	0									
	13													
	12													
suo	7													
SW conditions	10													
W cc	6													
S	ω .							0	0	0				
	7													
	9													
	4													
	3 4													
	8										0	0	0	0
	-										0	0	0	0
				Jh.	>			_	e je	ge				
<u>\$</u>	<u> </u>	DC open gain	Feed through	Max. output voltage-High	Max. output voltage-Low	Kick voltage (–)	Kick voltage (+)	Max. operating frequency	Min. input operating voltage	Max. input operating voltage	Min. operating frequency	Max. operating frequency	Min. input operating voltage	Max. input operating voltage
				nəs b					NIRR	I		ECT	DEL	
		T42	T43	T44	T45	T46	T47	T48	T49	T50	T51	T52	T53	T54


Electrical Characteristics Measurement Circuit



Application Circuit (Dual ±1.5V power supplies)



Application Circuit (Single +3V power supply)




Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

Description of Functions

RF Amplifier


The photo diode currents input to the input pins (PD1 and PD2) are each I-V converted via a $58k\Omega$ equivalent resistor by the PD I-V amplifiers. these signals are added by the RF summing amplifier, and the photo diode (A + B + C + D) current-voltage converted voltage is output to the RFO pin. An eye-pattern check can be performed at this pin.



The low frequency component of the RFO output voltage is $V_{RFO} = 2.2 \times (V_A + V_B) = 127.6 \text{k}\Omega \times (\text{iPD1} + \text{iPD2})$.

Focus Error Amplifier

The focus error amplifier calculates the difference between output VA and VB of the RF I-V amplifier, and output current-voltage converted voltage of the photo diode (A + C - B - D).




The FEO output voltage (low frequency) is VFEO = $5.4 \times (VA - VB) = (iPD2 - iPD1) \times 315k\Omega$.

Be aware that the rotation of the focus bias volume has reversed for the usual CD RF IC.

Tracking Error Amplifier

The photo diode currents input to E and F pins are each current-voltage converted by the E I-V and F I-V amplifiers.



Tracking system balance adjustment is performed by varying the resistance externally attached to EI pin. This external resistance sets combined feed back resistance of the T-configured E I-V AMP.


F I-V AMP feedback resistance = RF1 + RF2 +
$$\frac{RF1 \times RF2}{RF3}$$
 = $403k\Omega$

E I-V AMP feedback resistance = Re1 + Re2 +
$$\frac{Re1 \times Re2}{Rx}$$
 (Rx = R1//Re3)

Gain adjustment is performed by adjusting external variable resistor of TEO pin.


Center Voltage Generation Circuit

(Single voltage application; Connect to GND when it's positive/negative dual power supplies.) Maximum current is approximately ± 3 mA. Output impedance is approximately 50Ω .




APC Circuit

When driving a constant current, the optical output by the laser diode possesses large negative temperature characteristics. Therefore, the current must be controlled with the monitor photo diode to ensure the output remains constant.



Focus Servo



The above figure shows a block diagram of the focus servo.

Ordinarily the FE signal is input to the focus phase compensation circuit through a $68k\Omega$ resistance; however, when DFCT is detected, the FE signal is switched to pass through a low-pass filter formed by the internal $100k\Omega$ resistance and the capacitance connected to Pin 3. When this DFCT prevention circuit is not used, leave Pin 3 open. The defect switch operation can be enabled and disabled with command.

The capacitor connected between Pin 5 and GND is a time constant to raise the low frequency in the normal playback state.


The peak frequency of the focus phase compensation is approximately 1.2kHz when a resistance of 510Ω is connected to Pin 11.

The focus search height is approximately ±1.1Vp-p when using the constants indicated in the above figure. This height is inversely proportional to the resistance connected between Pin 17 and VEE. However, changing this resistance also changes the height of the track jump and sled kick as well.

The FZC comparator inverted input is set to 15% of Vcc and VC (Pin 48); (Vcc – VC) × 15%.

* 510kΩ resistance is recommended for Pin 11.

Tracking Sled Servo



The above figure shows a block diagram of the tracking and sled servo.

The capacitor connected between Pins 9 and 10 is a time constant to decrease the high-frequency gain when TG2 is OFF. The peak frequency of the tracking phase compensation is approximately 1.2 kHz when a $510 \text{k}\Omega$ resistance connected to Pin 11. In the CXA1782, TG1 and TG2 are inter-linked switches.

To jump tracks in FWD and REV directions, turn TM3 or TM4 ON. During this time, the peak voltage applied to the tracking coil is determined by the TM3 or TM4 current and the feedback resistance from Pin 12. To be more specific,

Track jump peak voltage = TM3 (or TM4) current × feedback resistance value

The FWD and REV sled kick is performed by turning TM5 or TM6 ON. During this time, the peak voltage applied to the sled motor is determined by the TM5 or TM6 current and the feedback resistance from Pin 15;


Sled kick peak voltage = TM5 (or TM6) current × feedback resistance

The values of the current for each switch are determined by the resistance connected between Pin 17 and VEE. When this resistance is $120k\Omega$:

TM3 (or TM4) = $\pm 11\mu$ A, and TM5 (or TM6) = $\pm 22\mu$ A.

As is the case with the FE signal, the TE signal is switched to pass through a low-pass filter formed by the internal resistance (100k Ω) and the capacitance connected to Pin 47.

Focus OK Circuit



The focus OK circuit creates the timing window okaying the focus servo from the focus search state.

The HPF output is obtained at Pin 30 from Pin 31 (RF signal), and the LPF output (opposite phase) of the focus OK amplifier output is also obtained.

The focus OK output reverses when $V_{RFI} - V_{RFO} \approx -0.37V$.


Note that, C5 determines the time constant of the HPF for the mirror circuit and the LPF of the focus OK amplifier. Ordinarily, with a C5 equal to 0.01µF selected, the fc is equal to 1kHz, and block error rate degradation brought about by RF envelope defects caused by scratched discs can be prevented.

DEFECT Circuit

After inversion, RF_O signal is bottom held by means of the long and short time constants. The long time-constant bottom hold keeps the mirror level prior to the defect.

The short time-constant bottom hold responds to a disc mirror defect in excess of 0.1msec, and this is differentiated and level-shifted through the AC coupling circuit.


The long and short time-constant signals are compared to generate at mirror defect detection signal.



Mirror Circuit

The mirror circuit performs peak and bottom hold after the RFI signal has been amplified.

The peak and bottom holds are both held through the use of a time constant. For the peak hold, a time constant can follow a 30kHz traverse, and, for the bottom hold, one can follow the rotation cycle envelope fluctuation.



The DC playback envelope signal J is obtained by amplifying the difference between the peak and bottom hold signals H and I. Signal J has a large time constant of 2/3 its peak value, and the mirror output is obtained by comparing it to the peak hold signal K. Accordingly, when on the disc track, the mirror output is Low; when between tracks (mirrored portion), it is High; and when a defect is detected, it is High. The mirror hold time constant must be sufficiently large compared with the traverse signal.

In the CXA1982Q, this mirror output is used only during braking operations, and no external output pin is attached. Accordingly, when connecting DSP such as the CXD2500 with MIRR input pin, input the C. OUT output to the MIRR input of the DSP.

Commands

The input data to operate this IC is configured as 8-bit data; however, below, this input data is represented by 2-digit hexadecimal numerals in the form \$XX, where X is a hexadecimal numeral between 0 and F. Commands for the CXA1982Q can be broadly divided into four groups ranging in value from \$0X to \$2X.

1. \$0X ("FZC" at SENS pin (Pin 24))

These commands are related to focus servo control.

The bit configuration is as shown below.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	0	0	FS4	DEFECT	FS2	FS1

Four focus-servo related switches exist: FS1, FS2, FS4, and DEFECT corresponding to D0 to D3, respectively.

- When FS1 = 0, Pin 8 is charged to $(22\mu A 11\mu A) \times 50k\Omega = 0.55V$. If, in addition, FS2 = 0, this voltage is no longer transferred, and the output at Pin 6 becomes 0V.
- From the state described above, the only FS2 becomes 1. When this occurs, a negative signal is output to Pin 6. This voltage level is obtained by equation 1 below.

$$(22\mu A - 11\mu A) \times 50k\Omega \times \frac{\text{resistance between Pins 6 and 7}}{50k\Omega} \dots$$
 Equation 1

\$03 From the state described above, FS1 becomes 1, and a current source of +22µA is split off.

Then, a CR charge/discharge circuit is formed, and the voltage at Pin 8 decreases with the time as shown in Fig. 1 below.




Fig. 1. Voltage at Pin 8 when FS1 gose from $0 \rightarrow 1$

This time constant is obtained with the $50k\Omega$ resistance and an external capacitor.

By alternating the commands between \$02 and \$03, the focus search voltage can be constructed. (Fig. 2)




Fig. 2. Constructing the search voltage by alternating between \$02 and \$03. (Voltage at Pin 6)

When the fact that the RF signal is missing is detected and the scratches on the disc are detected with DEFECT = 0, DFCT (FS3) is turned ON.

1-1. FS4

This switch is provided between the focus error input (Pin 2) and the focus phase compensation, and is in charge of turning the focus servo ON and OFF.

 $\$00 \rightarrow \08 Focus OFF \leftarrow Focus ON

1-2. Procedure of focus activation

For description, suppose that the polarity is as described below.

- a) The lens is searching the disc from far to near;
- b) The output voltage (Pin 6) is changing from negative to positive; and
- c) The focus S-curve is varying as shown below.




Fig. 3. S-curve

The focus servo is activated at the operating point indicated by A in Fig. 3. Ordinarily, focus searching and the turning the focus servo switch ON are performed during the focus S-curve transits the point A indicated in Fig. 3. To prevent misoperation, this signal is ANDed with the focus OK signal.

In this IC, FZC (Focus Zero Cross) signal is output from the SENS pin (Pin 24) as the point A transit signal. In addition, focus OK is output as a signal indicating that the signal is in focus (can be in focus in this case).

Following the line of the above description, focusing can be well obtained by observing the following timing chart.




Fig. 4. Focus ON timing chart

Note that the time from the High to Low transition of FZC to the time command \$08 is asserted must be minimized. To do this, the software sequence shown in B is better than the sequence shown in A.




Fig. 5. Poor and good software command sequences

1-3. SENS pin (Pin 24)

The output of the SENS pin differs depending on the input data as shown below.

\$0X: FZC \$1X: DEFECT \$2X: TZC

\$3X: PROHIBITED \$4X to 7X: HIGH-Z

2. \$1X ("DEFECT" at SENS pin (Pin 24))

These commands deal with switching TG1/TG2, brake circuit ON/OFF, and the sled kick output.

The bit of	configurat	ion is as fo	ollows				
D7	D6	D5	D4	D3	D2	D1 D	C
0	0	0	1	TG1, TG2	Break	Sled kick	
					circuit	height	
				ON/OFF	ON/OFF		

Sled kid	k height	Relative
D1 (PS1)	D0 (PS0)	value
0	0	±1
0	1	±2
1	0	±3 ±4
1	1	±4

TG1, TG2

The purpose of these switches is to switch the tracking servo gain Up/Normal. TG1 and TG2 are interlinked switches. The brake circuit (TM7) is to prevent the occurrence of such frequently occurring phenomena as extremely degraded actuator settling due to the servo motor exceeding the linear range causing what should be a 100-track jump to fall back down to a 10-track jump after a 100 or 10-track jump has been performed. To do this, when the actuator travels radially; that is, when it traverses from the inner track to the outer track of the disc and vice versa, the brake circuit utilizes the fact that the phase relationship between the RF envelope and the tracking error is 180°out-of-phase to cut the unneeded portion of the tracking error and apply braking.




Fig. 6. TMI movement during braking operation





Fig. 7. Internal waveform

3. \$2X ("TZC" at SENS pin (Pin 24))

These commands deal with turning the tracking servo and sled servo ON/OFF, and creating the jump pulse and fast forward pulse during access operations.

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	Tracking	g	Sled	
				control		contro	I
				00: OFF	=	00: OF	F
				01: Ser\	vo ON	01: Se	rvo ON
				10: F-JU	JMP	10: F-F	FAST FORWARD
				11: R-Jl	JMP	11: R-	FAST FORWARD
				,	\downarrow		\downarrow
				TM1, TM	M3, TM4	TM2, 7	ΓM5, TM6

CPU Serial Interface Timing Chart



(Vcc = 3.0V)

Item	Symbol	Min.	Type.	Max.	Unit
Clock frequency	fck			1	MHz
Clock pulse width	fwck	500			ns
Setup time	tsu	500			ns
Hold time	th	500			ns
Delay time	t□	500			ns
Latch pulse width	twL	1000			ns
Data transfer interval	t cD	1000			ns

System Control

Item	ADRESS					SENS			
item	D7 D6 D5 D4		D7 D6 D5 D4		D3	D2	D1	D0	output
Focus Control	0	0	0	0	FS4 Focus ON = 1, OFF = 0	DEFECT (FS3) Disable = 1 Enable = 0	FS2 Search ON = 1, OFF = 0	FS1 Search Up = 1, Down = 0	FZC
Tracking Control	0	0	0	1	TG1, TG2 ON = 1, OFF = 0	Brake ON = 1, OFF = 0	Sled Kick + 2	Sled Kick + 1	DEFECT
Tracking Mode	0	0	1	0	Tracking Mode *1 Sle		Sled Mode *2	TZC	
Select	0	0	1	1	Prohibited			_	

*1 TRACKING MODE

	D3	D2
OFF	0	0
ON	0	1
FWD JUMP	1	0
REV JUMP	1	1

*2 SLED MODE

	D1	D0
OFF	0	0
ON	0	1
FWD MOVE	1	0
REV MOVE	1	1

Serial Data Truth Table

Serial Data	Hex	Functions			
FOCUS CONTROL			FS = 4321		
FOCUS CONTROL		FS4	DEFECT	FS2	FS1
0000000	\$00	0	Е	0	0
00000001	\$01	0	Е	0	1
0000010	\$02	0	Е	1	0
00000011	\$03	0	Е	1	1
00000100	\$04	0	D	0	0
00000101	\$05	0	D	0	1
00000110	\$06	0	D	1	0
00000111	\$07	0	D	1	1
00001000	\$08	1	E	0	0
00001001	\$09	1	E	0	1
00001010	\$0A	1	Е	1	0
00001011	\$0B	1	Е	1	1
00001100	\$0C	1	D	0	0
0 0 0 0 1 1 0 1	\$0D	1	D	0	1
0 0 0 0 1 1 1 0	\$0E	1	D	1	0
00001111	\$0F	1	D	1	1

DEFECT E: enable D: disable

TRACKING MODE	Hex	TM = 6 5 4 3 2 1
00100000	\$20	0 0 0 0 0
00100001	\$21	000010
00100010	\$22	010000
00100011	\$23	10000
00100100	\$24	000001
00100101	\$25	000011
00100110	\$26	0 1 0 0 0 1
00100111	\$27	100001
00101000	\$28	000100
0 0 1 0 1 0 0 1	\$29	0 0 0 1 1 0
0 0 1 0 1 0 1 0	\$2A	0 1 0 1 0 0
0 0 1 0 1 0 1 1	\$2B	100100
0 0 1 0 1 1 0 0	\$2C	0 0 1 0 0 0
00101101	\$2D	0 0 1 0 1 0
0 0 1 0 1 1 1 0	\$2E	0 1 1 0 0 0
0 0 1 0 1 1 1 1	\$2F	101000



Initial State (resetting state)

Item		ADDRESS				DA	TA		HEXADECIMAL
item	D7 D6 D5 D4				D3 D2 D1 D0				TIEXADECIMAE
Focus Control	0	0	0	0	0	0	0	0	\$00
Tracking Control	0	0	0	1	0	0	0	0	\$10
Tracking Mode	0	0	1	0	0	0	0	0	\$20
Select	0	Λ	1	1	0	1	1	1	\$37
Select	0	U	'	'	1	0	0	0	\$38

The above data means the following operation modes.

Focus Control Focus off, Defect enable, Focus Search off, Focus Search down Tracking Control TG1 – TG2 off, Brake off, Sled Kick + 2 off, Sled Kick + 1 off

Tracking Mode Tracking off, Sled off

Notes on Operation

1. FSET pin

The FSET pin determines the fc for the focus and tracking high-frequency phase compensation.

2. ISET pin

ISET current = 1.27V/R

= Focus search current

= Tracking jump current

= Sled kick current (\$1X: PS1 = PS0 = 0) $\times \frac{1}{2}$

Use the setting resistance within the range of $120k\Omega$ to $240k\Omega$. If the resistance value is out of this range, the oscillation may be occurred in the ISET block.

3. FE (focus error)/TE (tracking error) gain changing method

1) High gain: Resistance between FE pins (pins 6 and 7) $100k\Omega \rightarrow Large$ Resistance between TE pins (pins 12 and 13) $100k\Omega \rightarrow Large$

2) Low gain: A signal, whose resistance is divided between Pins 1 and 2, is input to FE.

The external variable resistor of TEO pin is used for TE.

The anti-shock circuit always operates in the CXA1982Q so that TG1 and TG2 (address 1 : D3) should be set to 1 for tracking adjustment to prevent this effect.

When the anti-shock function is not used, Pin 45 (ATSC) should be fixed to VC.

4. Input voltage at Pins 19 to 22 of the microcomputer interface should be as follows:

VIH Vcc \times 90% or more


 $V_{IL}\ V_{CC} \times 10\%$ or less

5. Focus OK circuit

- 1) Refer to the "Description of Operation" for the time constant setting of the focus OK amplifier LPF and the mirror amplifier HPF.
- 2) The equivalent circuit of the output pin (FOK) is as shown below.

The FOK and comparator output are as follows: Output voltage High: VFOKH≈ near Vcc

Output voltage Low: VFOKL ≈ Vsat (NPN)





6. Sled amplifier


The sled amplifier may oscillate when used by the buffer amplifier. Use with a gain of approximately 20dB.

Sled/Tracking internal phase compensation and reference design material

	Item	SD	Measurement pin	Conditions	Тур.	Unit
δί	1.2kHz gain	08	6	С _F LB = 0.1µF	21.5	dB
ا ت	1.2kHz phase	08	0	$C_{FGD} = 0.1 \mu F$	63	deg
	1.2kHz gain	25			13	dB
TRK	1.2kHz phase	25	13	Стви = 0.1µF	-125	deg
<u></u>	2.7kHz gain	25→13	13	C1G0 = 0.1μF	26.5	dB
	2.7kHz phase	25→13			-130	deg

Package Outline Unit: mm

48PIN QFP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	QFP-48P-L04
EIAJ CODE	*QFP048-P-1212-B
JEDEC CODE	

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER / PALLADIUM PLATING
LEAD MATERIAL	COPPER / 42 ALLOY
PACKAGE WEIGHT	0.7g