

8 bit 30/50 MSPS Flash A/D Converter


Evaluation Board Available —

CXA1016PPCB/CXA1016KPCB CXA1056PPCB/CXA1056KPCB

Description

CXA1016P/CXA1016K/CXA1056P/CXA1056K are 8 bit high-speed A/D converter ICs for various applications. They can be used widely for various purposes which require highspeed A/D conversions.

CXA1016P/CXA1056P are assembled in the plastic DIP packages and CXA1016K/CXA1056K are in the ceramic lead-less chip carriers.



Features (CXA1016P/CXA1016K)

 Resolution 8 bits ± 1/2 LSB · High-speed operation Maximum conversion

> Rate 30 MSPS 30MHz (-3dB) 35 pF (typ)


 Wide analog input bandwidth · Low input capacitance Low power consumption 420 mW (typ)

Features (CXA1056P/CXA1056K)

8 bits \pm 1/2 LSB · Resolution · High-speed operation Maximum conversion Rate 50 MSPS

 Wide analog input bandwidth 50MHz (-3dB) · Low input capacitance 35 pF (typ) 550 mW (typ) · Low power consumption

Block Diagram



Absolute Maximum Ratings (Ta=25°C)

• Supply voltage VEE 0 to -7 V	
Analog input voltage VIN 0.5 to VEE V	
• Reference input voltage VRT, VRB, VRM 0.5 to VEE V	
VRT-VRB 2.5 V	
• Digital input voltage CLK, CLK, MINV, LINV 0.5 to -4 V	
• VRM pin input current I _{VRM} —3 to +3 mA	
• Digital output current IDo to ID7 O to -10 mA	
• Operating temperature Ta —20 to +100 °C (CXA1016P/0	CXA1056P)
Tc $-25 \text{ to } +125$ °C (CXA1016K/s	CXA1056K)*1
• Storage temperature Tstg -55 to +150 °C	
Allowable power dissipation PD 1.48 W (CXA1016P/	CXA1056P)
1.08 W (CXA1016K/	CXA1056K)

^{*1} Heat sinking is required above 100°C (CXA1016K)/86°C (CXA1056K).

Recommended Operating Conditions (CXA1016P/CXA1016K)

		Min.	Тур.	Max.	Unit
 Supply voltage 	AVEE, DVEE	- 5.7	-5.2	-5.0	V
	AVEE-DVEE	-0.05	0	0.05	V
	AGND-DGND	-0.05	0	0.05	V
 Reference input voltage 	VRT	-0.1	0	0.1	V
	VRB	-2.2	-2	-1.8	V
 Analog input voltage 	Vin	Vrb		VRT	
 Clock pulse width 	Tpw1	25			ns
	Tpw0	8			ns


Recommended Operating Conditions (CXA1056P/CXA1056K)

		Min.	Тур.	Max.	Unit
Supply voltage	AVEE, DVEE	5.7	-5.2	-5.0	٧
	AVEE-DVEE	-0.05	0	0.05	٧
	AGND—DGND	-0.05	0	0.05	٧
 Reference input voltage 	VRT	-0.1	0	0.1	٧
	Vrb	-2.2	-2	-1.8	٧
Analog input voltage	Vin	VRB		VRT	
Clock pulse width	Tpw1	15			ns
	Tpw0	5			ns


Pin Configuration (Top View)

The pin numbers without indication are empty pins. (not connected)

CXA1016P/CXA1056P



CXA1016K/CXA1056K



Pin Description

Symbol	Function
AVEE	Analog VEE, -5.2 V (typ). Coupled with ${\sim}6\Omega$ between DVEE.
LINV	Input pin for output polarity inversion of Do (LSB)~D6. (See the code table)
DVEE	Digital VEE, -5.2V (typ).
DGND	Digital GND, which is separated from the Analog GND.
Do∼D7	Digital data output pin, ECL level. Do: LSB~D7: MSB. Pull-down resistors are necessary externally.
MINV	Input pin for output polarity inversion of D7 (MSB) (See the code table). ECL level. "O" level is held when it is released.
CLK	Inverse clock input pin, ECL level.
CLK	Clock input pin, ECL level.
Vrb	Reference voltage (bottom), -2V (typ).
AGND	Analog GND
Vin	Analog input, input range is VRT∼VRB
VRM	Middle point of the reference voltage, it can be used as a linearity correction pin.
Vrt	Reference voltage (top), OV (typ). Empty pins (not connected), 2 and 19 are used to be grounded to DGND, the others are used to be grounded to AGND.

Output Coding

MINV	0	0 1	1	1
ov	111 11	100 00	011 11	000 00
:	111 10	100 01	011 10	000 01
				•
Vin ·	100 00	111 11	000 00	011 11
:	011 11	000 00	111 11	100 00
				•
	000 01	011 10	100 01	111 10
_2V	000 00	01111	100 00	111 11

1: Vін, Vон

Electrical Characteristics (CXA1016P/CXA1016K)

(Ta=25°C, VEE=-5.2V, VRT=OV, VRB=-2V)

Item		Symbol	Condition	Min.	Тур.	Max.	Unit
Maximum Conversion Rate		Fc	Vin=0 to $-2V$, fin=1 kHz, ramp	30			MSPS
Supply Current		lee			−75	-100	mA
Analog Input Ca	pacitance	Cin	VIN=-1V+0.07 Vrms		35	40	pF
Analog Input Bia	s Current	lin	V _{IN} =-1V		60	90	μΑ
Reference Resist	or	Rr (VRT∼VRB)		70	80	100	Ω
Offset Voltage	VRT			7	9	11	mV
	VRB			15	17	19	mV
Digital Input Vol	tago	ViH		-1.0	-0.9	-0.7	٧
Digital Impat voi	tage	VIL		-1.9	-1.75	-1.6	٧
Digital Input Cur	Digital Input Current		VIH=-0.9V	0		0.4	mA
Digital input our		lic	VıL=−1.75V	-0.05		0.35	mA
Digital Output V	Digital Output Voltage		R ℓ =620 Ω \sim Vee	-1.0			٧
Jigitai Odtpat V		Vol	Ne-02012 VEE			-1.6	V
Output Data Delay		Td	R ℓ =620 Ω ~ Vee		4.0	5.0	ns
Non-linearity Error			Fc = 30 MSPS, Vin=0 to -2V, fin=1 kHz, ramp			±1/2	LSB
Differential Non-linearity Error			Fc = 30 MSPS			±1/2	LSB
Differential Gain		DG	NTSC 40 IRE mod.			1.5.	%
Differential Phase		DP	ramp, $Fc = 30 MSPS$		· · · · ·	0.5	deg.
Aperture Jitter		Тај			45		ps
Sampling Delay		Tsd		6.3	6.8	7.3	ns
Full scale input BW	/ (– 3dB)	BW⊧	•1		30		MHz

^{*1} Source impedance = 50Ω Without a buffer amplifier driving A/D input

SONY®

Electrical Characteristics (CXA1056P/CXA1056K)


 $(Ta=25^{\circ}C, V_{EE}=-5.2V, V_{RT}=0V, V_{RB}=-2V)$

ltem		Symbol	Condition	Min.	Тур.	Max.	Unit
Maximum Conversion Rate		Fc	$V_{IN}=0$ to $-2V$, fin=1 kHz, ramp	50			MSPS
Supply Current		lee			-95	-120	mA
Analog Input Cap	acitance	Cin	VIN=-1V+0.07 Vrms		35	40	pF
Analog Input Bias	s Current	lin	ViN=-1V		75	115	μΑ
Reference Resisto	or	Rr (VRT~VRB)		70	80	100	Ω
066 + 14-14	VRT			7	9	11	mV
Offset Voltage	VRB			15	17	19	mV
Digital Input Volt	200	Vih		-1.0	-0.9	-0.7	٧
Digital input voit	aye	VIL		-1.9	-1.75	-1.6	٧
B: :: 1.1		Іін	VIH=-0.9V	0		0.4	mA
Digital Input Curr	eni	lıL	VIL=-1.75V	-0.05		0.35	mA
		Vон	R ℓ =620 Ω \sim Vee	-1.0			٧
Digital Output Vo	ntage	Vol	K6-05025 A AFE			-1.6	٧
Output Data Dela	ıy	Td	R ℓ =620 Ω ~ Vee		4.0	5.0	ns
Non-linearity Error			Fc = 50 MSPS, VIN=0 to -2V, fin=1 kHz, ramp			±1/2	LSB
Differential Non-linearity Error			Fc = 50 MSPS			±1/2	LSB
Differential Gain		DG	NTSC 40 IRE mod.			1.5	%
Differential Phase		DP	ramp, Fc = 50 MSPS			0.5	deg.
Aperture Jitter		Taj			30		ps
Sampling Delay		Tsd		5.4	5.7	6.0	ns
Full scale input BV	/ (-3dB)	BWr	•1		50		MHz


^{*1} Source impedance = 50Ω Without a buffer amplifier driving A/D input

Electrical Characteristics Test Circuit


Maximum Conversion Frequency Test Circuit
Differential Gain Error Test Circuit
Differential Phase Error Test Circuit




Differential Non-linearity Test Circuit Integral Non-linearity Test Circuit




Power Supply Current Test Circuit Analog Input Bias Current Test Circuit






Aperture Jitter Test Circuit



Description of Function (See the block diagram and timing chart.)

- 1. The reference voltage, which is obtained by dividing equally the voltage across VRT to VRB into 256 by the reference resistor ledder, is applied to the respective ⊕ (positive) input sides of 256 clocked comparators. An analog input is applied to the ⊖ (negative) input sides of all the 256 clocked comparators from the VIN pin.
- 2. When the state of CLK is in Low, the master (front stage) of the comparator compares the respective reference voltage and the analog input voltage which is ever-changing.
- 3. When the CLK moves from Low into Hi, each master latches the state immediately prior to the above simultaneously, and as a result, it provides conditions of "11 1100 . . 0" in sequence from the VRT side to the VRB side.
- 4. The output of the master is ANDed between the respective adjacent outputs, and "1" stands only when neighboring 2 outputs become "10", and the all other outputs become "0".
- 5. The result of the AND is latched when CLK moves from Hi into Low. Output of the slave is divided into 4 blocks and each block has 32 clocked comparators, and they are coded into binary codes of 6 bits respectively by the transistor matrix circuit.
- 6. The 6 bit codes are further coded into 8 bit codes by the transistor matrix circuit after they are respectively latched, and they are then output into the ECL level by the output buffer after being 8 bit latched. The output data is delayed 1 clock from the data sampling point and appears at the output pin.
- 7. Two polarity inversion inputs such as MINV and LINV are fed externally to the output buffer, and each of them selects output polarity of MSB and other polarity than MSB respectively.

Timing Chart




Dots (•) in the chart demote respective latch timings.

^{*}See page 54 for Tpwl and Tpw0.

Package Outline Unit: mm


CXA1016P/CXA1056P

28 pin DIP (Plastic)



CXA1016K/CXA1056K

44 pin LCC (Ceramic)



Sony Package Product Name

	Tuna	Type Package name		Package	Features				
	Lype	Symbol	Description	Package	Material *	Lead pitch	Lead shape	Lead pull out direction	
	·	DIP	DUAL IN LINE PACKAGE	THE PROPERTY OF THE PARTY OF TH	P C	2.54mm (100MIL)	Through Hole Lead	2-direction	
		SIP	SINGLE IN LINE PACKAGE	ididil	þ	2.54mm (100MIL)	Through Hole Lead	1-direction	
rted	Standard	Z 1 P	ZIG ZAG IN LINE PACKAGE	e di di li	P	2.54mm (100MIL) Zig Zag inline	Through Hole Lead	1-direction	
Inserted		PGA	PIN GRID ARRAY	9	С	2.54mm (100MIL)	Through Hole Lead	4-direction	
		PIGGY BACK	PIGGY BACK		С	2.54mm (100MIL)	Through Hole Lead	2-direction	
	Shrink	SDIP	SHRINK DUAL IN LINE PACKAGE		P	1.778mm (70MIL)	Through Hole Lead	2-direction	
	Standard flat package	QFP	QUAD FLAT PACKAGE		P	1.0mm 0.8mm	Gull- Wing	4 direction	
		SOP	SMALL OUTLINE PACKAGE	Annaham.	Р	1.27mm (50MIL)	Gull- Wing	2-direction	
	Shrink flat package	VQFP	VERY SMALL QUAD FLAT PACKAGE		P	0.5mm	Gull- Wing	4-direction	
Surface mounted		VSOP	VERY SMALL OUTLINE PACKAGE	annau.	P	0.65mm	Gull Wing	2-direction	
Surface	Standard chip carrier	PLCC	PLASTIC LEADED CHIP CARRIER		P	1.27mm (50MIL)	J-bend	4-direction	
		LCC	LEAD LESS CHIP CARRIER		С	1.27mm (50MIL)	Lead less	Package side	
	Shrink chip carrier	SPLCC (PLCC)	SHRINK PLASTIC LEADED CHIP CARRIER		p	1.27mm Max. (50MIL Max.)	J-bend	4-direction	
	Standard 2-direction chip carrier	soj	SMALL OUTLINE J-LEAD PACKAGE		p	1.27mm (50MIL)	J-bend	2-direction	

^{*}P.....Plastic, C.....Ceramic

