## 8-bit 250 MSPS Flash A/D Converter

## Description

The CXA1166K is an 8-bit ultrahigh-speed flash A/D converter IC capable of digitizing analog signals at a maximum rate of 250 MSPS. The digital I/O level of this $A / D$ converter is compatible with the ECL $100 \mathrm{~K} / 10 \mathrm{KH} / 10 \mathrm{~K}$.
This IC is pin-compatible with the conventional CXA1076AK/CXA1176K/CXA1176AK, and can replace the conventional models easily. Compared with the conventional models, the CXA1166K has a greatly improved performance because of the new circuit design and carefully considered layout.

## Features

- Differential linearity error: $\pm 0.5$ LSB or less
- Integral linearity error: $\pm 0.5$ LSB or less
- Built-in integral linearity compensation circuit
- Ultrahigh-speed operation with maximum conversion rate of 250 MSPS
- Low input capacitance: 18pF
- Wide analog input bandwidth: 250 MHz (full-scale input, standard)
- Single power supply: -5.2 V
- Low power consumption: 1.4W (Typ.)
- Low error rate
- Good temperature characteristics
- Capable of driving $50 \Omega$ loads



## Structure

Bipolar silicon monolithic IC

## Applications

- Digital oscilloscopes
- Other apparatus requiring ultrahigh-speed A/D conversion


## Pin Configuration (Top View)

Pins without name are NC pins (not connected internally).


[^0]| Absolute Maximum Ratings ( $\mathrm{Ta}=25^{\circ} \mathrm{C}$ ) |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - Supply voltage | AVee, DVee |  | -7 to +0.5 |  | V |
| - Analog input voltage | VIn |  | -2.7 to +0.5 |  | V |
| - Reference input voltage | Vrt, Vrb, Vrm |  | -2.7 to +0.5 |  | V |
|  | $\mid V_{\text {rt }}$ - Vrb ${ }^{\text {l }}$ |  | 2.5 |  | V |
| - Digital input voltage | MINV, LINV, CLK, $\overline{\text { CLK }}$ |  | -4 to +0.5 |  | V |
|  | \| CLK - $\overline{\text { CLK }}$ \| |  | 2.7 |  | V |
| - Vrm pin input current | Ivrm |  | -3 to +3 |  | mA |
| - Digital output current | ID 0 to ID7, IOR, $\overline{\mathrm{ID}} 0$ to $\overline{\mathrm{ID}} 7, \overline{\mathrm{IOR}}$ |  | -30 to 0 |  | mA |
| - Storage temperature | Tstg |  | -65 to +150 |  | ${ }^{\circ} \mathrm{C}$ |
| Operating Conditions |  | Min. | Typ. | Max. | Uni |
| - Supply voltage | AVee, DVee | -5.5 | -5.2 | -4.95 | V |
|  | AVee-DVee | -0.05 | 0 | 0.05 | V |
|  | AGND - DGND | -0.05 | 0 | 0.05 | V |
| - Reference input voltage | Vrt | -0.1 | 0 | 0.1 | V |
|  | VRB | -2.2 | -2.0 | -1.8 | V |
| - Analog input voltage | VIn | VRb |  | VRT |  |
| - Operating temperature | Tc | -20 |  | 100 | ${ }^{\circ} \mathrm{C}$ |

## Block Diagram



Pin Description

\begin{tabular}{|c|c|c|c|c|c|}
\hline \begin{tabular}{l}
Pin \\
No.
\end{tabular} \& Symbol \& I/O \& Standard voltage level \& Equivalent circuit \& Description \\
\hline 1 \& LINV \& I \& ECL \& DGND1 \& \begin{tabular}{l}
Polarity selection other than MSB and overrange. \\
(Refer to the table of input voltage vs. Digital output) Low level is maintained with left open.
\end{tabular} \\
\hline 33 \& MINV \& 1 \& ECL \&  \& Polarity selection for MSB (Refer to the table of input voltage vs. Digital output) Low level is maintained with left open. \\
\hline 64 \& Vrt \& 1 \& OV \& \multirow[t]{5}{*}{} \& Reference voltage (Top) (0V typ.) \\
\hline 65 \& VRTS \& O \& OV \& \& Reference voltage sense (Top) \\
\hline 52 \& VRM \& I \& VRB/2 \& \& Reference voltage mid-point Can be used for linearity compensation. \\
\hline 39 \& VRbS \& O \& -2V \& \& Reference voltage sense (Bottom) \\
\hline 40 \& Vrb \& I \& -2V \& \& Reference voltage (Bottom) \\
\hline \begin{tabular}{l}
54 \\
55 \\
49 \\
50
\end{tabular} \& Vin1

Vin2 \& 1 \& \[
$$
\begin{aligned}
& \text { VRTS } \\
& \text { to } \\
& \text { VRBS }
\end{aligned}
$$

\] \&  \& | Analog input. |
| :--- |
| Pins 49, 50 and Pins 54, 55 should be connected externally. | <br>

\hline 35 \& CLK \& I \& ECL \& \multirow[t]{2}{*}{DGND1} \& CLK input <br>

\hline 34 \& $\overline{\text { CLK }}$ \& I \& ECL \& \& | Complementary CLK input. ECL threshold potential $(-1.3 \mathrm{~V})$ is maintained with left open. |
| :--- |
| The complementary input is recommended for stable operation at high speed though the operation only with the CLK input is possible when the CLK input is left open. | <br>

\hline
\end{tabular}

| $\begin{aligned} & \text { Pin } \\ & \text { No. } \end{aligned}$ | Symbol | I/O | Standard voltage level | Equivalent circuit | Description |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & 31 \\ & 32 \end{aligned}$ | $\frac{\mathrm{D}_{7}}{\mathrm{D}_{7}}$ | O | ECL |  | MSB and complementary MSB output |
| $\begin{aligned} & 29 \\ & 30 \end{aligned}$ | $\frac{D_{6}}{D_{6}}$ | O |  |  | D1 to D6: Output <br> D1 to D6: Complementary output |
| $\begin{aligned} & 21 \\ & 22 \end{aligned}$ | $\frac{\mathrm{D}_{5}}{\mathrm{D}_{5}}$ | O |  |  |  |
| $\begin{aligned} & 19 \\ & 20 \end{aligned}$ | $\frac{D_{4}}{D_{4}}$ | O |  |  |  |
| $\begin{aligned} & 14 \\ & 15 \end{aligned}$ | $\frac{\mathrm{D}_{3}}{\mathrm{D}_{3}}$ | 0 |  |  |  |
| $\begin{aligned} & 12 \\ & 13 \end{aligned}$ | $\frac{\mathrm{D}_{2}}{\mathrm{D}_{2}}$ | O |  |  |  |
| 6 7 | $\frac{D_{1}}{D_{1}}$ | O |  |  |  |
| $\begin{aligned} & 4 \\ & 5 \end{aligned}$ | $\frac{\mathrm{D}_{0}}{\mathrm{D}_{0}}$ | O |  |  | LSB and complementary LSB output |
| 2 3 | $\frac{\mathrm{OR}}{\mathrm{OR}}$ | 0 |  |  | Overrange output; Low level for overrange. Overrange complementary output; <br> High level for overrange. |
| $\begin{gathered} 37,38, \\ 42,58, \\ 62,66, \\ 67 \end{gathered}$ | AVEE* |  | -5.2V |  | Analog supply. Internally connected with DVee (resistance: 4 to $6 \Omega$ ). |
| $\begin{aligned} & 43,48, \\ & 51,53, \\ & 56,61 \end{aligned}$ | AGND* |  | OV |  | Analog ground. Separated from DGND. |
| $\begin{gathered} 8 \\ 28 \end{gathered}$ | DVEE* |  | -5.2V |  | Digital supply. Internally connected with AVee (resistance: 4 to $6 \Omega$ ). |
| 18 | DGND1 |  | OV |  | Digital ground |
| $\begin{aligned} & 16 \\ & 17 \end{aligned}$ | DGND2* |  | OV |  | Digital ground for output drive |
| $\begin{gathered} \hline 41,44, \\ 45,46, \\ 47,57, \\ 59,60, \\ 63 \end{gathered}$ | NC |  | - |  | No connected. It is recommended to connect these pins to AGND. |
| 9,10, <br> 11,23, <br> 24,25, <br> 26,27, <br> 36,68 | NC |  | - |  | No connected. It is recommended to connect these pins to DGND. |

* For stable operation, all of these pins must be connected on the corresponding PCB pattern.


Input Voltage vs. Digital Output

| VIN* | Step | MINV 1 <br> LINV 1 |  | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ |  | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ |  | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | OR | D7 D0 | OR | D7 D0 | OR | D7 D0 | OR | D7 D0 |
| OV |  | 0 | $000 \ldots . .00$ | 0 | $100 \ldots . .00$ | 0 | $011 \ldots . .11$ | 0 | $111 \ldots . .11$ |
|  | 0 | 1 | $000 \ldots \ldots 00$ | 1 | $100 \ldots \ldots 00$ | 1 | $011 \ldots \ldots 11$ | 1 | $111 \ldots \ldots 11$ |
|  | 1 | 1 | $000 \ldots . .01$ | 1 | $100 \ldots . .01$ | 1 | $011 \ldots . .10$ | 1 | $111 \ldots \ldots 10$ |
| -1V | 127 | 1 | $011 \ldots \ldots .11$ | 1 | $111 \ldots \ldots .11$ | 1 | $000 \ldots . .00$ | 1 | $100 \ldots \ldots 00$ |
|  | 128 | 1 | $100 \ldots \ldots 00$ | 1 | $000 \ldots \ldots 00$ | 1 | $111 \ldots . .11$ | 1 | $011 \ldots \ldots .11$ |
|  |  | $\bigcirc$ |  | : | : | : | : | : | : |
|  | 254 | 1 | $111 \ldots \ldots 10$ | 1 | $011 \ldots \ldots 10$ | 1 | $100 \ldots . .01$ | 1 | $000 \ldots . .01$ |
| -2V | 255 | 1 | $111 \ldots . .11$ | 1 | $011 \ldots . .11$ | 1 | $100 \ldots . .00$ | 1 | $000 \ldots . .00$ |
|  |  | 1 | $111 \ldots \ldots 11$ | 1 | $011 \ldots \ldots 11$ | 1 | $100 \ldots \ldots 00$ | 1 | $000 \ldots . .00$ |

$* \mathrm{~V}_{\mathrm{RT}}=\mathrm{V}_{\mathrm{RTS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{RM}}=-1 \mathrm{~V}$ or Open, V RB $=\mathrm{V}_{\mathrm{RBS}}=-2 \mathrm{~V}$

## Timing Diagram



## Electrical Characteristics Measurement Circuit

## Integral Linearity Error Measurement Circuit

Differential Linearity Error Measurement Circuit


Sampling Delay Measurement circuit Aperture Jitter Measurement circuit


## Aperture Jitter Measurement Method



When the distribution of the output codes is $\sigma$ (unit: LSB) If the maximum slew rate point is sampled with the clock signa having the same frequency as that of the analog input signal, Aperture jitter (Taj) is defined as follows

$$
\mathrm{Taj}=\sigma / \frac{\Delta v}{\Delta \mathrm{t}}=\sigma /\left(\frac{256}{2} \times 2 \pi \mathrm{f}\right)
$$

## Error Rate Measurement Circuit



Differential Gain Error Measurement Circuit
Differential Phase Error Measurement Circuit


Power Supply Current Measurement Circuit
Analog Input Bias Current Measurement Circuit


## Notes on Operation

- The CXA1166K is an ultra-high speed A/D converter featuring ECL level of input/output for the logic block. In order to derive the most from its high-speed performance, the characteristic impedance should be matched properly.
- The outputs are designed to drive a load terminated to -2 V at $50 \Omega$. An excellent transmission characteristic can be yielded by designing the printed circuit board with a $50 \Omega$ characteristic impedance.
Yielding its top performance is difficult on the printed circuit board with a characteristic impedance of $100 \Omega$ or more.
- The power supply and ground pattern greatly affect the characteristics of the converter. The higher the frequency, the more important these connections become. The general precautions are as follows.
- Make the pattern of the power supply and ground as wide as possible. Using a ground plane inner layer by using a multilayer printed circuit board is recommended.
- Isolate the AGND, DGND pins and the AVEE, DVEE from one another on the pattern in order to safeguard against interaction. Connect the AGND and DGND pins at one place using a ferrite-bead filter to prevent DC offset. The same processing is requited for the AVEE and DVee pins.
- When mounting the A/D converter on the socket, use the one of shortest leads. The QFP socket, the type name IC61-0684-048, manufactured by YAMAICHI ELECTRONICS CO., LTD. is recommended.
- The Vin analog input pins have somewhat large input capacitance (approximately 18pF) for high-frequency circuits. In order to drive them with an excellent frequency response, it is necessary to safeguard against any deterioration in performance resulting from parasitic capacitance and parasitic inductance by using a highcapacity drive circuit, keeping the wiring as short as possible, and using chip parts as resistors and capacitors, for instance. The drive circuit shown in the Application Circuit has a virtually flat frequency response up to approximately 170 MHz . C89, R11 and C15 have been inserted mainly to expand the bandwidth, while R10 has been inserted mainly to suppress operational amplifier oscillation and block peaking of the frequency response. Since the optimal values of these elements differ depending on the printed circuit board pattern and mounting condition of the $A / D$ converter socket used, they must be determined on the basis of experimentation.
- Connect all four Vin pins directly and as short as possible. Unlike the CXA1176, it is not necessary to insert resistance of several ohms for each pin.
- The voltage at the VRT and VRB reference voltage pins and the reference voltage inside these pins differ slightly due to residual resistance. VRTS and VRBS are provided to detect the reference voltage inside the pins. The overrange reference voltage is $1 / 2$ LSB down from VRTs; the lowest input voltage at which the output code changes is $1 / 2$ LSB up from Vrbs.
- Provide adequate by-pass capacitors for Vrt and Vrb to protect them from high-frequency noise. Normally, $V_{R T}$ is connected to AGND of an inner layer of the printed circuit board. Using a chip capacitor (approximately $0.1 \mu \mathrm{~F})$, make the by-pass from VRB to AGND as short as possible. C22 ( $1 \mu \mathrm{~F}$ ), in the Application Circuit is for suppressing the oscillation of the reference voltage generation circuit.
- Unlike the CXA1176, Vris and Vrbs are connected to the reference resistors via resistors of approximately $500 \Omega$. Since these resistors may be eliminated in the future improved versions of this converter, use a reference voltage generation circuit which is adaptable to their elimination. The reference voltage generation circuit (the section composed of IC12_2, etc.) in the Application Circuit is recommended.
- Although $V_{R M}$ is provided to compensate for the integral linearity error, there is no need for such compensation. It is recommended that it is kept open.
- OR and $\overline{\mathrm{OR}}$ are output pins for indicating that the input is over range. They are not inverted by MINV or LINV.
- Noise in MINV and LINV results in misoperation, the cause of which is extremely difficult to track down. Keep these pins open in cases where low level setting voltage alone is sufficient. When high level voltage input is required, provide the shortest possible by-pass from them to DGND using chip capacitors (approximately $0.1 \mu \mathrm{~F}$ ). Input voltages of -0.5 V to -1.0 V for high level and -1.6 V to -2.5 V for low level are recommend. Do not make the direct connection to DGND when high level voltage is input.
- Inputting differential signals is recommended for the CLK and CLK clock input pins. Although operation is possible by driving only the CLK pin, doing so involves the risk that the characteristics may become unstable near the maximum speed. This is because the internal operation of the $A / D$ converter depends on both clock rise and fall.
- When the $\overline{\text { CLK }}$ pin is not used, by-pass it to DGND using a capacitor (approximately $0.1 \mu \mathrm{~F}$ ). At this time, approximately -1.3 V voltage will be generated at this pin. However, the driving capacity is too weak for this to be used as the Vвв threshold voltage. It cannot drive even one ECL input load.
- This converter is designed to be used at the clock duty cycle of $50 \%$. The deviation from this condition will subtly affect the performance of the $\mathrm{A} / \mathrm{D}$ converter but the degree of the affection is not so great as to require adjustment. The "Error rate vs. Clock duty cycle characteristics" graph shows an example of these changes in the converter's performance.
- Increasing chip temperature will cause the supply current and also the error rate to rise. Adding to these reasons, in order to prolong the converter's service life, provide an adequate means of cooling. See the "Maximum conversion frequency vs. Temperature characteristics" and "Supply current vs. Temperature characteristics" graphs. The reference data for thermal resistance is shown in the "Thermal resistance of the converter mounted on a board" graph. Note that the actual thermal resistance will differ greatly depending on the mounting conditions.
- Since the CXA1166K is a high-speed IC, take adequate measures to prevent electrostatic breakdown. For further details on these measures, refer to "Precautions for IC Application" in Sony's Data book.
- Sony's SPECL series is used as the logic ICs in the Application Circuit to investigate the maximum performance of the CXA1166K. For normal applications, lower speed logic ICs can be used according to the applied frequency.


## Example of Representative Characteristics








SNR vs. Input frequency response characteristics


Harmonic distortion vs. Input frequency response characteristics





## 8-bit, 250 MSPS ADC Evaluation Board

The CXA1166K PCB is a tool for customers to evaluate the performance of the CXA1166K (8-bit, 250 MHz , high-speed $A / D$ converter). In addition to indispensable features such as the reference voltage generator, this tool equips the input voltage offset generator, clock decimator, output date latches, 10-bit high-speed DAC, and 20-pin cable connector for digital outputs. This evaluation board is designed to facilitate evaluation.

## Features

- Resolution: 8 bits
- Maximum conversion rate: 250 MSPS
- Supply voltage: $-5.2 \mathrm{~V},-4.5 \mathrm{~V},-2.0 \mathrm{~V},+5.0 \mathrm{~V}$
- Clock level converter: Sine wave to ECL level signal
- Reference voltage adjustment circuit for A/D converter
- Built-in clock frequency decimation circuit: $1 / 1$ to $1 / 128$

Fig. 1. Block Diagram


## Supply Current

| Item | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| -5.2 V |  | 0.65 | 0.9 | A |
| +5.0 V |  | 17 | 40 | mA |
| -4.5 V |  | 0.9 | 1.1 | A |
| -2.0 |  | 0.7 | 0.9 | A |

## Analog Input (AMP. IN)

| Item | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Input voltage (AMP.IN) * <br> Input impedance | -2.0 |  | 0 | V |

(* Adjustable with VR1)

## Clock input (CLK)

| Item | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Input voltage |  | 2.0 |  | Vp-p |
| (Peak to Peak) <br> Input impedance |  | 50 |  | $\Omega$ |

## Digital output (Digital OUT)

ECL level

## Output Code Table

1: ECL High level, 0: ECL Low level

|  | MINV (SW5) <br> LINV (SW4) | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 0 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| VIn | OV | 111..... 11 | $100 \ldots \ldots 00$ | $011 \ldots \ldots 11$ | $000 \ldots . .00$ |
|  | : | $111 \ldots . .10$ | $100 \ldots . .01$ | $011 \ldots . .10$ | $000 \ldots . .01$ |
|  | : |  | . | : |  |
|  |  | $100 \ldots 00$ | $111 \ldots 11$ | $000 \ldots 00$ | $011 \ldots 11$ |
|  |  | $011 \ldots \ldots 11$ | $000 \ldots \ldots 00$ | $111 \ldots . .11$ | $100 \ldots . .00$ |
|  | : |  |  |  |  |
|  |  | 000 : $\quad . . .01$ | $011 \ldots \ldots 10$ | $100 \ldots . .01$ | $111 \ldots . .10$ |
|  | -2V | $000 \ldots . .00$ | $011 \ldots \ldots 11$ | $100 \ldots \ldots 00$ | $111 \ldots \ldots 11$ |

Fig. 2. Timing Diagram


## Adjustment Methods and Notes on Operation

1) VIn Offset (VR1)

The volume to adjust the AMP. IN signal range ( 0 V center assumed) with the A/D converter input range.
2) $A / D$ Full Scale (VR2)

The volume to adjust $A / D$ converter VRB voltage (-2V typ.).
3) Linearity (VR3)

The volume to adjust the VRM (linearity) voltage by shorting the J 1 .
4) D/A Full Scale (VR4)

The volume to adjust the bottom of $\mathrm{D} / \mathrm{A}$ output full scale voltage (-1V typ.)
5) SW1 and SW2

Selection switches to adjust the clock delay. These switches enable clock delay to be stepped to any one of 128 settings (binary code of " 0000000 " to " 1111111 ") through binary input. Approximately 163 ps is delayed per one step. Normal evaluation requires the binary code of "0000000" (all of OFF), so that these switches are not mounted for shipment.
6) SW3 (Decimation)

The switch to select clock frequency decimation. Selection settings are as follows.

| SW3 |  | Decimation |  |
| :---: | :---: | :---: | :---: |
| 3 | 2 | 1 | ratio |
| L | L | L | $1 / 1$ |
| L | L | H | $1 / 2$ |
| L | H | L | $1 / 4$ |
| L | H | H | $1 / 8$ |
| H | L | L | $1 / 16$ |
| H | L | H | $1 / 32$ |
| H | H | L | $1 / 64$ |
| H | H | H | $1 / 128$ |

* $\mathrm{H}=$ ECL High level ; L = ECL Low level

7) SW 4

The switch for LINV High/Low.
8) SW 5

The switch for MINV High/Low.
9) SW6 (D/A INV)

The switch for D/A converter output inversion.
10) The waveform monitoring pins P6 through P39 are designed to make connection to GND easily in order to reduce distortion when monitoring the waveform with an oscilloscope. As shown in the diagram below, the distance between the measuring point and GND is 300 mil , and each is equipped with a through hole of 1.2 mm . When a Tektronix ground chip (part No. 013-1185-00) is mounted on the tip of a probe, the signal - GND positions match.


Fig. 3.
11) D/A converter (IC9) input data (waveform monitoring pins P28 to P35) are the negative logic signals of the decimated $A / D$ converter outputs. Those are inverted again in the $D / A$ converter so that the direction (rise/fall) of reproduced waveform can agree with the $A / D$ input signal's.
12) In order to maintain the accuracy of the reproduced waveform (waveform from $A / D$ to $D / A$ ), set the decimator such that the clock frequency of the D/A converter (IC9: CX20201A-1) is less than 100 MHz .
13) The input bandwidth weighs with the design of this PCB analog input circuit. Therefore, the SNR (signal-tonoise ratio) should be less significant. The input circuit example to improve the SNR is shown in Fig.4. See the measured data in Fig.s 6 to 8 for the SNR and the input circuit characteristics.
14) The part number of the digital output connector mounted on the PCB is KEL 8830E-020-170S. A corresponding connector and cable assembly is JUNKOSHA KB0020MCG50B1.


Fig. 4. Example of SNR Improvement Circuit


## Characteristics

Fig.6. Gain vs. Input frequency


Fig.7. SNR vs. Input frequency


Fig.8. 2nd, 3rd Harmonic distortion vs. Input frequency


Parts Layout


Component side


Soldering side

Printed Pattern


Component side



Vee layer (inner layer)

Package Outline Unit: mm

68PIN LCC (CERAMIC)


| SONY CODE | LCC-68C-01 |
| :--- | :--- |
| EIAJ CODE | *QFN068-C-S950-A |
| JEDEC CODE | - |


| PACKAGE MATERIAL | CERAMIC |
| :--- | :--- |
| LEAD TREATMENT | GOLD PLATING |
| LEAD MATERIAL |  |
| PACKAGE WEIGHT | 3.7 g |


[^0]:    Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.

