
# 8 mm VCR AFM Stereo Matrix

#### Description

The CXA1536Q is an IC designed for 8 mm VCR stereo AFM matrix. In combination with a CXA1488R device it offers an effective implementation of an AFM audio stereo system.

#### **Features**

- Matrix select functions for stereo
- Monaural discriminating function
- Bilingual discriminating function
- Incorporates a pulse signal generator for inserting a bilingual pilot signal
- Low current consumption




#### Application 8 mm VCR

#### Structure

Bipolar silicon monolithic IC

#### **Block Diagram**



## Absolute Maximum Ratings (Ta = 25°C)

### Operating Conditions

Supply voltage
Supply voltage range
4.75 V
4.5 to 5.5
V

### Pin Description

0 dBs = 2.191 Vp-p

No.	Symbol	DC voltage	AC voltage	Equivalent circuit	ļ <u>.</u>	Remarks
1	OUTPUT MATRIX IN R	2.375V		1 VREF		Reference input —15 dBs
2	INPUT MATRIX OUT 1R	2.375V	-15dBs	2 V: 6		With reference input
3	INPUT	2.375V	0V	—— Vcc	With reference input	Recording stereo
3	MATRIX OUT 2R	2.375V	-15dBs	3	With reference	Other than recording stereo
4	OUTPUT	2.375V	0V	Vcc ₹	With reference input	Playback Stereo
4	MATRIX OUT R	2.3734	-15dBs	<b>O</b>	With referen	Other than playback stereo
5	GND			_		
6	SELECT 1	_	_	6 W 30K ₹ 1117 1117		h: right channel output v: left channel output

No.	Symbol	DC voltage	AC voltage	Equivalent circuit		Remarks
7	SELECT 2	_	_	30K ₹ 11111111111111111111111111111111111		h: left channel output v: right channel output
8	MATRIX ON/OFF	2.5V	_	90K 8 W 100K ₹	0	igh: matrix on pen: automatic discrimination during playback ow: matrix off
9	MONO DET IN	3V	_	32K ₹	Reference input	MONO
	MORO DET III	34		9	Referen	STEREO -15dBs
10	MONO DET	≧2.2V			With reference input	Mono
	MONO DET	≦1.8V	<del></del>		With	Stereo
11	MONO OUT	≦1V		Vcc	With reference input	Mono
	WIGHO GOT	≧3.5V		—	With referen	Stereo
				VREG	e input	NORMAL 3V
12	DET TC	<b>→</b>	_		With reference in	BILINGUAL ≥3.3V
13	NC		<del></del>			
14	NC			<del></del>		
15	NC					

No.	Symbol	DC voltage	AC voltage	Equivalent circuit		Remarks
16	REF TC	<b>→</b>		VREG	With reference input	NORMAL 3.1V  BILINGUAL 3.1V
17	RF IN	2.375V	_	(17 } ≥ 20K VREF	Reference input	NORMAL 150mVP-P  BILINGUAL 150mVP-P  7dB 150mVP-P
18	BIL OUT	≦1 V		Vcc (18)	With reference input	Normal
10	DIL OOT	≧3.5V		→ \$76K	With referen	Bilingual
19	GATE OUT	<b>→</b>	_	Vcc 19 ₹76K	_	⇒3.5V — ≤1.0V
20	PC TC	<b>→</b>		V""    V"   V"   V"   V"   V"   V"   V"	_	4V OV
21	RF SW PULSE	_		25k 2) - W -	Ref	erence input  4.75v  f=30Hz
22	PB/REC	1.5V	_	Vcc ₹130K 66K WW 22) ₹60K		High: playback Low/open: record
23	GND					

No.	Symbol	DC voltage	AC voltage	Equivalent circuit		Remarks
24	OUTPUT	2.375V	-9dBs	Vcc ₩	With reference input	Playback stereo
24	MATRIX OUT L	2.375	-15dB9	@ <del> </del>	With	Other than playback stereo
25	INPUT MATRIX OUT 2L	2.375V	−15dBs	V***	,	With reference input
26	INPUT MATRIX OUT 1L	2.375V	-15dBs	@6 - V***	,	With reference input
27	OUTPUT MATRIX IN L	2.375V		27		Reference input —15 dBs
28	INPUT MATRIX IN L	2.375V		28		Reference nput —15 dBs
29	V <sub>cc</sub>					
30	VREF L	2.375V	_			
31	NC					
32	NC					
33	VREF R	2.375V				
34	REC LEVEL ADJ			30K 30K 30K 30K 777 777 777 777 777 777 777 7	1.8٧	t voltage 'ーV <sub>cc</sub> :±3dB variable; V:through

No.	Symbol	DC voltage	AC voltage	Equivalent circuit	Remarks
35	PB LEVEL ADJ	_		35 30K 30K 777 777 777 777 777 777 777 777 777 7	Input voltage 1.8V−V <sub>cc</sub> : ±3 dB variable ≦1 V: through
36	INPUT MATRIX IN R	2.375V		36 ¥40K H	Reference input —15 dBs

## Electrical Characteristics (Ta=25°C, V<sub>cc</sub>=4.75V)

0 dBs = 2.191 Vp-p

No.		Complete	Conditions			Tun	May	Unit
	Item	Symbol	Input	Test point	Min.	тур.	Max.	Onit
1	Current consump- tion recording	I <sub>cc</sub> R		lcc	4.8	6.1	7.4	mA
2	Current consump- tion playback	I <sub>cc</sub> P		1	6.0	7.6	9.2	mΑ
3	Reference voltage	VREF		TP11	2.300	2.375	2.450	٧

## REC MATRIX ON MODE (left channel)

4	Voltage gain 1	G <sub>RML1</sub>	400Hz, -15dBs	TP9	-0.2	0	0.2	dB
5	Distortion factor 1	THD <sub>RML1</sub>	400Hz, -5dBs				0.1	%
6	Voltage gain 2	G <sub>RML2</sub>	400Hz, -15dBs	TP8	0.4	0	0.4	dΒ
7	Distortion factor 2	THD <sub>RML2</sub>	400Hz, -5dBs	<b>1</b>			0.1	%
8	Voltage gain 3	G <sub>RML3</sub>	400Hz, -15dBs	TP7	-0.1	0	0.1	dB
9	Distortion factor 3	THD <sub>RML3</sub>	400Hz, -5dBs	ţ			0.1	%
10	Crosstalk	CT <sub>RML</sub>	400Hz, -15dBs	TP1			-60	dΒ
11	Separation	SP <sub>RML</sub>	400Hz, -15dBs, L/R left/right reverse phase inputs	TP8			-40	dΒ

### REC MATRIX OFF MODE (left channel)

12	Voltage gain 1	G <sub>RL1</sub>	400Hz, -15dBs	TP9, TP1	-0.5	0	0.5	dB
13	Distortion factor 1	THD <sub>RLI</sub>	400Hz, -5dBs	ļ			0.1	%
14	Voltage gain 2	G <sub>RL2</sub>	400Hz, -15dBs	TP8	-0.2	0	0.2	dB
15	Distortion factor 2	THD <sub>RL2</sub>	400Hz, -5dBs	Ţ			0.1	%
16	Crosstalk	CT <sub>RL</sub>	400Hz, -15dBs	TP1			-60	dB

### PB MATRIX ON MODE (left channel)

No.	Item	Symbol	Conditions		NA:	T		11:4
NO.	Ttem	Symbol	Input	Test point	Min.	Тур.	Max.	Unit
17	Voltage gain 1	G <sub>PML1</sub>	400Hz, -15dBs	TP7	-0.5	0	0.5	dΒ
18	Distortion factor 1	THD <sub>PML1</sub>	400Hz, -5dBs	<u> </u>			0.1	%
19	Voltage gain 2	G <sub>PML2</sub>	400Hz, -15dBs	TP9	-0.1	0	0.1	dΒ
20	Distortion factor 2	THD <sub>PML2</sub>	400Hz, -5dBs	↓ ↓			0.1	%
21	Crosstalk	CT <sub>PML</sub>	400Hz, -15dBs	TP3		<del></del>	-60	dB
22	Separation	SP <sub>PML</sub>	400Hz, -15dBs, left/right reverse phase inputs	TP7			-40	dВ

### PB MATRIX OFF MODE (left channel)

23	Voltage gain 1	$G_{\mathtt{PL}}$	400Hz, -15dBs	TP7, TP3	-0.4	0	0.4	dB
24	Distortion factor 1	THD <sub>PL</sub>	400Hz, -5dBs	<b>1</b>			0.1	%
25	Crosstalk	CTPL	400Hz, -15dBs	TP3			-60	dΒ

### REC MATRIX ON MODE (right channel)

26	Voltage gain 1	$G_{RMR}$	400Hz, -15dBs	TP2	-0.5	0	0.5	dB
27	Distortion factor 1	THD <sub>RMR</sub>	400Hz, -5dBs	<b></b>			0.3	%
28	Crosstalk	CT <sub>RMR</sub>	400Hz, -15dBs	TP9		*** * *	-60	dB
29	Separation	SP <sub>RMR</sub>	400Hz, -15dBs, left/right reverse phase inputs	TP2			-40	dΒ

### REC MATRIX OFF MODE (right channel)

30	Voltage gain 1	G <sub>RR1</sub>	400Hz,15dBs	TP9, TP1	-0.5	0	0.5	dB
31	Distortion factor 1	THD <sub>RR1</sub>	400Hz, -5dBs	<b>1</b>			0.1	%
32	Voltage gain 2	G <sub>RR2</sub>	400Hz, -15dBs	TP2	-0.3	0	0.3	dB
33	Distortion factor 2	THD <sub>RR2</sub>	400Hz, -5dBs	J			0.1	%
34	Crosstalk	CT <sub>RR</sub>	400Hz, -15dBs	TP9			-60	dΒ

### PR MATRIX ON MODE (right channel)

35	Voltage gain 1	$G_{PMR}$	400Hz, -15dBs	TP3	-0.5	0	0.5	dB
36	Distortion factor 1	$THD_{PMR}$	400Hz, -5dBs				0.4	%
37	Crosstalk	CT <sub>PMR</sub>	400Hz, -15dBs	TP9			-60	dB
38	Separation	SP <sub>PMR</sub>	400Hz, -15dBs, left/right reverse phase inputs	TP3			-40	dB

### PR MATRIX OFF MODE (right channel)

39	Voltage gain 1	$G_{PR}$	400Hz, -15dBs	TP3, TP7	-0.5	0	0.5	dB
40	Distortion factor 1	$THD_{PR}$	400Hz,5dBs	ţ			0.1	%
41	Crosstalk	CTPR	400Hz, -15dBs	TP7			-60	d₿

#### ADJUST LEVEL

No.	ltem	Symbol	Conditions					Limit
	iteiii	Symbol	Input	Test point	Min.	1 yp.	Max.	Unit
42	REC LEVEL AD- JUST range	V <sub>ADJ</sub> J	400Hz, -15dBs, IN1 variable	TP2	1.8	3.0	Vcc	٧
43	PB LEVEL ADJUST range	V <sub>ADJ</sub> P	400Hz, -15dBs, IN2 variable	<b>↓</b>	1.8	3.0	Vcc	V

#### MONO DET

44	Discrimination level	V <sub>MON</sub>	<b>※</b> 1	TP4		1.5	Vp∙p
45	Output level low	V <sub>MONL</sub>		<b>1</b>		1.0	V
46	Output level high	$V_{MONII}$	<b>※</b> 1 V=−15dBs	Ţ	3.5		٧


#### BILINGUAL DET

47	Discrimination level	V <sub>3</sub>	<b>*</b> 2	TP5	3.0	7.0	T	dB
48	Output level low	V <sub>3L</sub>	% 2 V=150mV	<u></u>			1.0	٧
49	Output level high	V <sub>3H</sub>	% 2 V=300mV	<del></del>	3.5			V
50	Gate pulse width	T <sub>P</sub>		TP6	1.2	1.3	1.4	msec
51	Gate pulse width output level low	V <sub>PL</sub>		<b>1</b>			1.0	V
52	Gate pulse width output level high	V <sub>PH</sub>		Ţ	3.5			V

### CONTROL LOGIC THRESHOLD

PB/REC L	V <sub>P/RL</sub>	400Hz, -15dBs	TP9		1.0	V
PB/REC H	V <sub>P/RH</sub>	400Hz, -15dBs	<b></b>	3.5		٧
MATRIX ON/OFF L	V <sub>MATL</sub>	400Hz,15dBs	ţ		1.0	٧
MATRIX ON/OFF H	V <sub>MATH</sub>	400Hz, -15dBs	ţ	4.2		٧
SELECT 1 L	V <sub>S1L</sub>	400Hz, -15dBs	TP7		1.0	٧
SELECT 1 H	V <sub>S1H</sub>	400Hz, -15dBs	<b>↓</b>	3.5		V
SELECT 2 L	V <sub>S2L</sub>	400Hz, -15dBs	TP3		1.0	٧
SELECT 2 H	V <sub>S2H</sub>	400Hz, -15dBs	Ţ	3.5		٧
	PB/REC H  MATRIX ON/OFF L  MATRIX ON/OFF H  SELECT 1 L  SELECT 2 L	PB/REC H  V <sub>P/RH</sub> MATRIX ON/OFF L  MATRIX ON/OFF H  SELECT 1 L  SELECT 1 H  V <sub>S1L</sub> SELECT 2 L  V <sub>S2L</sub>	PB/REC H         V <sub>P/RH</sub> 400Hz, -15dBs           MATRIX ON/OFF L         V <sub>MATL</sub> 400Hz, -15dBs           MATRIX ON/OFF H         V <sub>MATH</sub> 400Hz, -15dBs           SELECT 1 L         V <sub>S1L</sub> 400Hz, -15dBs           SELECT 1 H         V <sub>S1H</sub> 400Hz, -15dBs           SELECT 2 L         V <sub>S2L</sub> 400Hz, -15dBs	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

#### Input Signal



Note: In this specification, when a signal level of 7 dB standard, minimum 3 dB, is input, it indicates a bilingual discrimination. If tested under the previous test conditions, then if the results are 3 dB or below the above specification will be met.

### Switch Mode Table

MODE		SW	PB/REC	MATRIX ON/OFF	SELECT1	SELECT2
	MONO		L	L	L	Н
	STEREO		L	Н	_	_
REC		MAIN/SUB	L	Ĺ	L	L
	BILINGUAL	MAIN/MAIN	L	L.	L	Н
		SUB/SUB	L	L	Н	L
	MONO		Н	OPEN	L	Н
	STEREO		H	OPEN	L	Ĺ
PB (AUTO)		MAIN/SUB	I	OPEN	L,	Ļ
(AU10)	BILINGUAL	MAIN/MAIN	Ή	OPEN	L	Н
		SUB/SUB	Τ	OPEN	Н	L
	MONO		H .	L	L	Н
	STEREO		Н	Н	L	L
PB (MANUAL)		MAIN/SUB	Н	L	L	L
(MANUAL)	BILINGUAL	MAIN/MAIN	Н	L	L	Н
		SUB/SUB	Н	L	Н	L

		PB/REC	MATRIX ON/OFF	SELECT1	SELECT2
ĺ	Н	РВ	ON	Right channel output	Left channel output
İ	L	REC	OFF	Left channel output	Right channel output


## Test Program Table


N <sub>a</sub>		Switc	h No.		Input	Remarks
No.	SW1	SW2	SW3	SW4	point	Vellial V2
1	а	а	b	b		
2	↓	Ţ	Ţ	а		
3	<b>↓</b>	<b>1</b>	↓	↓		
4	b	b	a	b	IN5	Common to left and right channels
5	↓	↓	1	↓ l	Ţ	Common to left and right channels
6	Ţ	1	Ţ	↓	<b>↓</b>	
7	<b>↓</b>	1	↓	↓ I	<b>1</b>	
8	ţ	ţ	ļ	1	IN4	REC MATRIX ON/OFF MODE and common to left and right channels
9	<b>1</b>	<b>1</b>	Ţ	<b>↓</b>	<b>1</b>	REC MATRIX ON/OFF MODE and common to left and right channels
10	Ţ	↓ ↓	1	J	IN5	
11	ţ	1	Ţ	<b>→</b>	IN5, 6	IN5 and IN6 are reverse phase inputs
12	Ţ	а	b	<b>↓</b>	IN5	
13	<b> </b>	<b>1</b>	Ţ	J	<b>↓</b>	
14	<b> </b>	b	Ţ	Ţ	↓ ·	
15	J	1	↓	1	<b>↓</b>	
16	ţ	J	Ţ	1	<b>1</b>	

١		Switch No.			Input	
No.	SW1	SW2	SW3	SW4	point	Remarks
17	b	b	а	а	IN4	
18	<b>↓</b>	1	↓	<b>1</b>	<u>↓</u>	
19	↓	ļ	<b>→</b>	<b>1</b>	IN5	PB MATRIX ON/OFF MODE and common to left and right channels
20	<b>1</b>	<b>↓</b>	<b>→</b>	<b>1</b>	J	PB MATRIX ON/OFF MODE and common to left and right channels
21	↓ .	<b>↓</b>	↓	↓	IN5	
22	↓	1	↓ ·	Ţ	IN3, 4	IN3 and IN4 are reverse phase inputs
23	1	а	b	<b>↓</b>	IN4	
24	1	<b>↓</b>	↓	<b>→</b>	↓	
25	<b>↓</b>	b	ţ	<b>↓</b>	$\downarrow$	
26	<b>1</b>	<b>↓</b>	а	b	IN6	
27	↓ ↓	<b>↓</b>	<b></b>	` ↓	<u> </u>	
28	. ↓	<b>↓</b> ,	<u></u>	↓ ↓	ţ	
29	. ↓	↓ .	<b></b>	↓	IN5, 6	IN5 and IN6 are same phase inputs
30	а	↓	b	↓	IN6	
31	↓	↓	$\downarrow$	ļ	ţ	
32	b	Ţ	↓ ¹	Ţ	<u> </u>	
33	↓ ↓	ţ	Ţ	Į	1	
34	↓	↓	ļ	ļ	<u> </u>	
35	. ↓	↓	а	а	ENI	
36	<b>↓</b>	. ↓	ţ	ţ	Ĵ	
37	↓	Į.	$\downarrow$	J	IN6	
38	ļ	1	J	↓	IN3, 4	IN3 and IN4 are same phase inputs
39	а	Ţ	b	ļ	IN3	
40		↓	ţ	ļ	1	
41	b	↓	. ↓	1	Ţ	
42	↓	<b>↓</b>	ţ	b	IN6	DC voltage applied to IN1; range of voltage on IN1 for TP2 output level to vary $\pm 3$ dB.
43	<b>1</b>	1	1	а	IN3	DC voltage applied to IN2; range of voltage on IN2 for TP2 output level to vary $\pm 3$ dB.
44	1	1	1	1	1N8	Input level to IN8 for TP4 to go from high to low.
45	1	1	$\downarrow$	↓	$\downarrow$	
46	<b>↓</b>	ţ	Ţ	1	$\downarrow$	
47	<b>↓</b>	<u></u>	ļ	<b>↓</b>	IN7	Voltage on IN7 increased; voltage level for TP5 to go high at 150 mV.
48	<b>↓</b>	<u> </u>	<b>↓</b>	<b>↓</b>	Ţ	
49	↓	↓	1	<b>1</b>	<b>↓</b>	
50	<b>_</b>	Ţ	↓	b		Pulse width output on TP6.
51	Ţ	<b>1</b>	1	1		Low level output on TP6.
52	ļ	↓	ļ	Ų		High level output on TP6.

N.		Switc	h No.		Input	Damada			
No.	SW1	SW2	SW3	SW4	point	Remarks			
53	а	р	b	С	IN5, IN9	Increase the voltage on IN9 from 0 V; voltage on IN9 for the			
54	↓	J	↓ ↓	↓	$\downarrow$	IN5 signal to be output from TP9.			
55	ļ	<b>‡</b>	С	b	IN5, IN10	Increase the voltage on IN10 from 0 V; voltage on IN10 for t			
56	ļ ļ	1	Ţ	↓	<b>1</b>	IN5 signal to be output from TP9.			
57	С	↓	b	а	IN4, IN11	Increase the voltage on IN11 from 0 V; voltage on IN11 for the			
58	Ĵ	<b>↓</b>	ţ	1	<b>1</b>	IN4 signal to be output from TP7.			
59	b	С	<b>1</b>	<b>1</b>	IN4, IN12	Increase the voltage on IN12 from 0 V; voltage on IN12 for the			
60	↓	1	Ţ	1	<b>1</b>	IN4 signal to be output from TP3.			


# Stereo Application Circuit (8 mm VCR AFM)






Application circuits shown are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits or for any infringement of third party patent and other right due to same.

#### **Test Circuit**



Package Outline Unit: mm

36pin QFP (Plastic)



SONY	NAME	QFP-36P-L061
EIAJ	NAME	*QFP036-P-0707-BY
JEDEC	CODE	