MN3666A

7500-Bit High-Speed High-Resolution CCD Linear Image Sensor

Overview

The MN3666A is a high-speed high-resolution CCD linear image sensor having low dark output floating photodiodes in the photodetector region and CCD analog shift registers for read out. It provides large output at a high S/N ratio for visible light inputs over a wide range of wavelength.

Features

- 7500 floating photodiodes and n-channel buried type CCD shift registers for read out are integrated in a single chip.
- Use of photodiodes with a new structure has made the dark output voltage very low.
- An A3 size document can be read with a high resolution of 600dpi.
- Permits high speed scanning of a data rate of 10MHz,
- High blue responsivity of a maximum responsivity ratio of 60% (typ.) at 400nm, and smooth spectral response over the entire visible region.
- A large signal output of 1400mV (typ.) can be obtained at saturation, and the hold type waveform output makes signal processing easy.
- Operation with a single +12V positive power supply.



Application

• Graphic, character, and numeral read out in fax machines, image scanners, etc.



CCD Linear Image Sensor

■ Absolute Maximum Ratings (Ta=25°C, Vss=0V)

Parameter	Symbol	Rating	Unit
	V _{DD}	- 0.3 to +17	V
	V _{SUB}	- 0.3 to +17	V
Power supply voltage	V _{IS}	- 0.3 to +17	V
	Vog	- 0.3 to +17	V
	V _{PG}	- 0.3 to +17	V
Input pin voltage	VI	-0.3 to $+17$	V
Output pin voltage	Vo	-0.3 to $+17$	V
Operating temperature range	Topr	-20 to + 60	°C
Storage temperature range	T _{stg}	-40 to +100	°C

Operating Conditions

Operating Conditions							
• Voltage conditions (Ta=-2	$20 \text{ to} + 60^{\circ}$	°C, Vss=0V)					
Parameter	Symbol		Condition	min	typ	max	Unit
Power supply voltage	V _{DD}			11.5	12.0	12.5	V
IS test pin voltage	V _{IS}	V _{IS} =V _{DD}		11.5	12.0	12.5	V
Substrate voltage	V _{SUB}	V _{SUB} =V _{DD}		11.5	12.0	12.5	V
Output gate voltage	V _{OG}			4.2	4.5	4.8	v
Photo storage gate voltage	V_{PG}	V _{PG} =V _{OG}		4.2	4.5	4.8	V
TG test pin voltage	V _{TG}	$V_{TG} = V_{SS}$		0	<u>x</u>0	0.3	V
CCD shift register clock High level	V _{ø H}	Note 1		8.0	10.0	V _{DD}	V
CCD shift register clock Low level	V _{ø L}		X		0,50'	0.8	V
Shift gate clock High level	V _{SH}			9.0	VDD	V _{DD}	V
Shift gate clock Low level	V _{SL}				0.5	0.8	V
Reset gate clock High level	V _{RH}			9.0	V _{DD}	V _{DD}	V
Reset gate clock Low level	V _{RL}		10	0	0.5	0.8	V

There is no problem in operation even when the CCD shift register clock High level is a voltage equal to about V_{DD} , it is Note 1) preferable to set this at a value close to the standard value considering the load on the clock driver particularly at high speed drives and the increase in the dark signal output voltage due to the heat generation in the chip.

.0, 0.1

Parameter	Symbol	Condition	min	typ	max	Unit
Shift register clock frequency	fc		0.1	1.0	5.0	MHz
Reset clock frequency	f _R		0.1	1.0	5.0	MHz
Shift register clock rise time	t _{Cr}	ist and	0	20	50	ns
Shift register clock fall time	t _{Cf}	A, 100	0	20	50	ns
Shift clock rise time	tsr		0	15	50	ns
Shift clock fall time	Q ST	XXX	0	15	50	ns
Shift clock set up time	tss	Note 1	250	400	1000	ns
Shift clock pulse width	tsw		1.0	1.8	20	μs
Shift clock hold time	t _{Sh}		0	0.5	1	μs
Reset clock rise time	tRr		0	10	20	ns
Reset clock fall time	trf		0	10	20	ns
Reset clock set up time	tRs		0.7T	_	_	ns
Reset clock pulse width	t _{Rw}		20	30		ns
Reset clock hold time	t Rh		5	10	_	ns

• Timing conditions (Ta=-20 to + 60°C)

Note 1) The lag characteristic becomes better if the shift clock pulse width is made long if there is no problem in the timing generation.

Note 2) The standard values of the timing conditions given above are merely for guidance and need not be taken as valued strictly required for operation. Determine the optimum values by experimentation depending on the actually used driving frequency and signal processing method.

Electrical Characteristics

• Clock input capacitance (Ta=-20 to $+ 60^{\circ}$ C)

Parameter	Symbol	Condition	min	typ	max	Unit
Shift register clock input capacitance	C _{1A} , C _{2A} C _{1B} , C _{2B}	V _{IN} =12V	_	600	750	pF
Reset clock input capacitance	CR	f=1MHz	—	15	30	pF
Shift clock input capacitance	Cs		-	100	150	pF

 ϕ_{1A} , ϕ_{2A} , ϕ_{1B} , and ϕ_{2B} are respectively connected to ϕ_{1D} , ϕ_{2D} , ϕ_{1C} , and ϕ_{2C} internally.

• DC characteristics

						1	
Parameter	Symbol		Condition	min	typ	max	Unit
Power supply current	$I_{\rm DD}$	V - 12V		—	20	50	mA
IS test pin leak current	I _{IS}	V DD =+12 V			_	1	mA
Photo storage gate leak current	I_{PG}	V _ 5V				50	μA
Output gate pin leak current	I _{OG}	V _{DD} =+3V				50	μΑ
							N.

• AC characteristics

Parameter	Symbol		Condition	min typ	max	Unit
Signal output set up time *	tos			- 530	×r,	ns
Signal output hold time	tow					ns
* OS output level: =500mV				S 20		

Optical Characteristics

- <Inspection conditions>
- Ta=25°C
- $V_{DD}=V_{IS}=V_{SUB}=12V$ (DC), $V_{OG}=V_{PG}=4.5V$ (DC), $V_{\phi H}=10V$ (pulse), $V_{SH}=V_{RH}=12V$ (pulse)
- $f_C=f_R=1MHz$, T_{int} (accumulation time)=10ms
- Light source: Daylight type fluorescent lamp
- Optical system: A slit with an aperture dimensions of 20 mm × 20 mm is used at a distance of 200 mm from the sensor (equivalent to F=10).
- This parameters are inspected by signal multiplex with channels 1 and 2 which correspond to the output of both OS_1 and DS_1 (channel 1) and the output of both OS_2 and DS_2 (channel 2) respectively. Before multiplex the channels 1 and 2, the OS and DS signals should be respectively through unity gain differential amplifiers with input impedances of 100k Ohms or more, carrying out zero level DC clamping of each channel.

[•] These specifications apply to the 7500 valid pixels excluding the dummy pixels D1 to D4.

Parameter	Symbol	Condition	min	typ	max	Unit
Responsivity	R	Note 1	1.6	1.9	2.2	$V/lx \cdot s$
Photo response non-uniformity	PRNU	Note 2			15	%
Bit non-uniformity	BNU	Note 3			±8	%
Saturation output voltage	Vsat	Note 4	1.00	1.40	_	v
Saturation exposure	SE	Note 5	0.45	0.74	—	lx∙ s
Dark signal output voltage	Vdrk	Dark condition, see Note 6	_	0.5	3.0	mV
Dark signal output non-uniformity	DSNU	Dark condition, see Note 7	_	0.2	2.0	mV
Shift register total transfer efficiency	STTE	Note 8	92	_	_	%
Dynamic range	DR	Note 9		2800	_	
Modulation transfer function	MTF _R	Note 10		65	_	%

* The definitions of the parameters are given in Note 1) to Note 10) on the following page.

Optical Characteristics (continued)

Note 1) Responsivity (R)

This is the value obtained by dividing the average output voltage (V) of the 7500 valid pixels by the exposure (lx-s). The exposure (lx·s) is the product of the illumination intensity (lx) and the accumulation time (s).

Since the responsivity changes with the spectral distribution of the light source used, care should be taken when using a light source other than the daylight type fluorescent lamp specified in the inspection conditions.

Note 2) Photo response non-uniformity (PRNU)

The photo response non-uniformity (PRNU) is defined by the following equation, where X_{ave} is the average output voltage of the valid 7500 pixels and Δx is the absolute value of the difference between the maximum and minimum voltage, when the surface of the photo-sites is illuminated with light having a uniform distribution over the entire surface.

$$PRNU = \frac{\Delta x}{x} \times 100 \,(\%)$$

The incident light intensity shall be 50% of the standard saturation llight intensity

Note 3) Bit non-uniformity (BNU)

This is defined by the following equation where the output voltage of each pixel among the 7500 pixels is denoted by Xi (i = 1 to 7500) when the photodetector region is illuminated by a light of uniform illumination intensity distribution, and the average output voltage of the pixels near the ith pixel is denoted by Xheal are. (a total of 20 pixels with 10 pixels before and 10 pixels after that pixel). Here, the max. operation consists of comparing with the absolute value and assigning the sign of the numerator.

 $\begin{array}{l} BNU=max. \ (\ \frac{Xi-X_{local-ave.}}{X_{local-ave.}}) \times 100 \ (\%) \\ The incident light intensity shall be 50% of the standard saturation llight intensity. \end{array}$

- Note 4) Saturation output voltage (V_{SAT})
- This is the output voltage at the point beyond which it is not possible to maintain the linearity of the photoelectric conversion characteristics as the exposure is increased. (The exposure at this point is called the saturation exposure.)
- Note 5) Saturation Exposure (SE)

This is the exposure beyond which it is not possible to maintain the linearity of the output voltage as the exposure is increased. When designing the equipment using these devices, make sure that the incident light exposure is set with sufficient margin so that the CCD never gets saturated.

Note 6) Dark signal output voltage (V_{DRK})

This is defined as the average of the output from the 7500 active pixels in the dark condition at Ta=25°C, T_{in} =10ms. Since normally the dark signal output voltage gets doubled for every 8 to 10° C increase in Ta and is proportional to T_{int}, it is necessary to convert the value if Ta and Tint are different from the inspection conditions given above. (See the figure below.)

Note 7) Dark signal non-uniformity (DSNU)

This is defined as the difference between the maximum value among the output voltages from the 7500 valid pixels at Ta=25°C and T_{int} =10ms and V_{DRK} . (See the figure below.)

> V_{drk} DSNU

Note 8) Shift register total transfer efficiency (STTE)

This is given by the following equation where the average output voltage of all the 7500 pixels is denoted by Xave. and the larger of the output voltages of the 2 dummy pixels following the dummy pixel D4 is denoted by Xr when the photodetector region is illuminated by a light of uniform illumination intensity distribution.

STTE

Note 9) Dynamic range (DR)

This is defined by the following equation

 $DR = \frac{V_{SAT}}{V_{DRK}}$

Since the dark signal output voltage is proportional to the accumulation time, the dynamic range becomes wider when the accumulation time is shorter. This value is not a guaranteed value, but is merely a reference value.

Note 10) Modulation transfer function (MTF_R)

This is defined by the following equation where the average output voltages of the pixels with the white pattern and the pixels with the black pattern are respectively denoted by V_w and V_B when a black and white stripe pattern (in which the black and white patterns alternate at every pixel) is projected on the photodetector region in phase (equivalent to the Nyquist spatial frequency).

$$MTF_{R} = \frac{V_{W} - V_{B}}{V_{W} + V_{B}} \times 100 (\%)$$
Pattern on photodetector
This value is a measure of resolution of the sensor.
This parameter is not a guaranteed value but is nerely a reference value.
Output waveform of CCD
Utput waveform of CCD
Utput waveform of CCD

MN3666A

Pin	Descri	ptions

Pin No.	Symbol	Pin name	Condition
1	OS ₁	Signal output 1	
2	DS_1	Compensation output 1	
3	OG	Output gate	
4	Ø _{R1}	Reset clock	
5	ø _{2D}	CCD shift register clock	
6	Ø _{1D}	CCD shift register clock	
7	V _{ss}	Ground	
8	Ø _{1A}	CCD shift register clock	Internally connected to ϕ_{1D} .
9	ø _{2A}	CCD shift register clock	Internally connected to ϕ_{2D} .
10	TG	Test pin	Connect externally to V _{ss} .
11	PG	Photo storage gate	
12	ø _{sg}	Shift clock gate	
13	IS	Test pin	Connect externally to V_{DD} .
14	Ø _{2B}	CCD shift register clock	Internally connected to ϕ_{2C} .
15	Ø _{1B}	CCD shift register clock	Internally connected to ϕ_{1C} .
16	V _{SUB}	Substrate	Connect externally to V _{DD} .
17	Ø _{1C}	CCD shift register clock	
18	ø _{2C}	CCD shift register clock	
19	Ø _{R2}	Reset clock	xill at i
20	V _{DD}	Power supply	
21	DS_2	Compensation output 2	
22	OS ₂	Signal output 2	K N NO
Constructio	on of the Imag	e Sensor	200 icoli

Construction of the Image Sensor

The MN3666A can be made up of the three sections of--a photo detector region, b) CCD transfer region (shift register), and c) output region. a) Photo detector region

- The photoelectric conversion device consists of a 6µm floating photodiode and a 3µm channel stopper for each) pixel, and 7500 of these devices are linearly arranged side by side at a pitch of 9µm.
- The photo detector's windows are $9\mu m \times 9\mu m$ squares and light incident on areas other than these windows is optically c Q shut out.
- The photo detector is provided with 32 optically shielded pixels (black dummy pixels) which serve as the black reference.

b) CCD Transfer region (shift register)

· The light output that has been photoelectrically converted is transferred to the CCD transfer for each odd and even pixel at the timing of the shift clock (ϕ_{SG}). The optical signal electric charge transferred to this analog shift register is successively transferred out and guided to the output region.

A buried type CCD that can be driven by a two phase clock (ϕ_1, ϕ_2) is used for the analog shift register.

c) Output region

• The signal charge that is transferred to the output region is sent to the detector where impedance transformation is done using two source follower stages.

Timing Diagram







Drive Circuit Diagram (Digital Section)

 The drive circuit shown here is sample drive circuit when evaluating the first stage of the MN3666A and any other drive circuit can be used as long as the operating conditions are satisfied.

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products, and no license is granted under any intellectual property right or other right owned by our company or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
 - Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
 - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.

Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.

- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of Matsushita Electric Industrial Co., Ltd.