


TOSHIBA CCD LINEAR IMAGE SENSOR CCD(Charge Coupled Device)

TCD1001P

The TCD1001P is a high sensitive and low dark current 128-elements linear image sensor which includes CCD drive circuit, clamp circuit and sample & hold circuit. The CCD drive circuit consists of the pulse generator therefore it is possible to easy drive by applying simple pulses. The sensor is designed for scanner.



Weight : 1.0g (Typ.)

FEATURES


- Number of Image Sensing Elements : 128 elements
- Image Sensing Element Size : 32 μ m x 32 μ m on 32 μ m centers
- Photo Sensing Region : High sensitive pn photodiode
- Clock : 3 Input pulses 5V
- Internal Circuit : Sample & Hold circuit, Clamp circuit
- Package : 20 pin

MAXIMUM RATINGS

CHARACTERISTIC	SYMBOL	RATING	UNIT
Master Clock Voltage	$V_{\phi M}$	- 0.3~8	V
Clock Pulse Voltage	V_{ϕ}		
Shift Pulse Voltage	V_{SH}		
Power Supply Voltage (Analog)	V_{AD}	- 0.3~15	V
Power Supply Voltage (Digital)	V_{DD1} V_{DD2}		
Sample & Hold Switch Voltage	V_{SP}	- 0.3~8	V
Operating Temperature	T_{opr}	- 25~60	°C
Storage Temperature	T_{stg}	- 25~85	°C

(Note 1) All voltage are with respect to SS terminals (Ground).

PIN CONNECTIONS




(TOP VIEW)

961001EBA2

● TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.

CIRCUIT DIAGRAM



PIN NAMES

ϕM	Master Clock	VAD	Power (Analog)
$\phi 1$	Clock (Phase 1)	VDD1	Power (Digital, 12V)
$\phi 2$	Clock (Phase 2)	VDD2	Power (Digital, 12V)
SH	Shift Gate	SS	Ground (Analog)
OS	Signal Output	SS1	Ground (Digital, 12V)
DOS	Compensation Output	SS2	Ground (Digital, 12V)
NC	Non Connection	VSP	Sample and Hold Switch

961001EBA2'

- The products described in this document are subject to foreign exchange and foreign trade control laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.

OPTICAL / ELECTRICAL CHARACTERISTICS

(Ta = 25°C, VREF = VAD = VDD1 = VDD2 = 12V, VφM = Vφ = VSH = 5V (PULSE), fφ = 1.0MHz, tINT (INTEGRATION TIME) = 10ms, LIGHT SOURCE = DAYLIGHT FLUORESCENT LAMP, LOAD RESISTANCE = 100Ω)

CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTE
Sensitivity	R	63.7	85	106	V / lx·s	
Photo Response Non Uniformity	PRNU (1)	—	—	10	%	(Note 2)
	PRNU (3)	—	3	12	mV	(Note 3)
Saturation Output Voltage	VSAT	1.2	2.0	—	V	(Note 4)
Saturation Exposure	SE	—	0.02	—	lx·s	(Note 5)
Dark Signal Voltage	VDRK	—	4	8	mV	(Note 6)
Dark Signal Non Uniformity	DSNU	—	2	5	mV	(Note 6)
Analog Current Dissipation	IAD	—	8.0	12	mA	
Digital Current Dissipation	I _{DD1}	—	—	1	mA	
	I _{DD2}	—	10.0	15	mA	
Total Transfer Efficiency	TTE	92	—	—	%	
Output Impedance	ZO	—	0.5	1.0	kΩ	
DC Signal Output Voltage	VOS	3.5	5.0	6.5	V	(Note 7)
DC Compensation Output Voltage	VDOS	3.5	5.0	6.5	V	(Note 7)
DC Differential Error Voltage	VOS - VDOS	—	—	400	mV	

(Note 2) PRNU (1) is measured at 50% of SE (Typ.)

$$\text{Definition of PRNU : PRNU} = \frac{\Delta \bar{x}}{\bar{x}} \times 100 (\%)$$


Where \bar{x} is average of total signal outputs and $\Delta \bar{x}$ is the maximum deviation from \bar{x} under uniform illumination.

(Note 3) PRNU (3) is defined as maximum voltage with next pixel where measured 5% of SE (Typ.)


(Note 4) VSAT is defined as minimum Saturation Output Voltage of all effective pixels.

$$\text{(Note 5) Definition of SE : SE} = \frac{V_{SAT}}{R} (\text{lx} \cdot \text{s})$$

(Note 6) VDRK is defined as average dark signal voltage of all effective pixels.
DSNU is defined as different voltage between VDRK and VMDK when VMDK is maximum dark signal voltage.



(Note 7) DC signal output voltage and DC compensation output voltage are defined as follows:



OPERATING CONDITION


CHARACTERISTIC		SYMBOL	MIN.	TYP.	MAX.	UNIT
Master Clock Pulse Voltage	"H" Level	$V_{\phi M}$	4.5	5.0	5.5	V
	"L" Level		0	—	0.5	
Clock Pulse Voltage	"H" Level	$V_{\phi 1}$	4.5	5.0	5.5	V
	"L" Level	$V_{\phi 2}$	0	—	0.5	
Shift Pulse Voltage	"H" Level	V_{SH}	$V_{\phi} - 0.5$	V_{ϕ}	V_{ϕ}	V
	"L" Level		0	—	0.5	
Sample and Hold Switch Voltage*	"H" Level	V_{SP}	4.5	5.0	5.5	V
	"L" Level		0	—	0.5	
Reset Pulse Voltage	"H" Level	V_{RS}	4.5	5.0	5.5	V
	"L" Level		0	—	0.5	
Power Supply Voltage (Analog)		V_{AD}	11.4	12.0	13.0	V
Power Supply Voltage (Digital)		V_{DD1}	11.4	12.0	13.0	V
		V_{DD2}	11.4	12.0	13.0	

(*) Supply "H" Level to V_{SP} terminal when sample-and-hold circuit is used, when sample-and-hold circuit is not used supply "L" Level to V_{SP} terminal.



CLOCK CHARACTERISTICS (Ta = 25°C)


CHARACTERISTIC	SYMBOL	MIN.	TYP.	MAX.	UNIT
Master Clock Pulse Frequency	$f_{\phi M}$	—	2.0	6.0	MHz
Clock Pulse Frequency	f_{ϕ}	—	1.0	3.0	MHz
Master Clock Pulse Capacitance	$C_{\phi M}$	—	10	20	pF
Clock Capacitance	C_{ϕ}	—	100	200	pF
Shift Gate Capacitance	C_{SH}	—	50	100	pF

TIMING CHART



TIMING REQUIREMENTS






CHARACTERISTIC	SYMBOL	MIN.	TYP. (Note 2)	MAX.	UNIT
Pulse Timing of SH and $\phi 1, \phi 2$	t1	60	300	—	ns
	t5	0	300	—	ns
SH Pulse Rise Time, Fall Time	t2, t4	0	50	—	ns
SH Pulse Width	t3	300	1000	—	ns
Pulse Timing of SH and ϕM	t6	20	50	—	ns
$\phi 1, \phi 2$ Pulse Rise Time, Fall Time	t9, t10	0	20	—	ns
Pulse Timing of $\phi 1, \phi 2$ and ϕM	t11, t13	20	100	—	ns
	t8, t12, t14	40	100	—	ns
ϕM Pulse Rise Time, Fall Time	t7, t15, t16	0	20	—	ns
ϕM Pulse Width	t17, t18	80	250	—	ns
Video Data Delay Time (Note 3)	t19	—	45	—	ns
S/H Video Data Delay Time	t20, t21	—	70	—	ns

(Note 2) TYP. is the case of $f\phi = 1\text{MHz}$.

(Note 3) Load Resistance is $100\text{k}\Omega$.

TYPICAL DRIVE CIRCUIT



CAUTION**1. Window Glass**

The dust and stain on the glass window of the package degrade optical performance of CCD sensor.

Keep the glass window clean by saturating a cotton swab in alcohol and lightly wiping the surface, and allow the glass to dry, by blowing with filtered dry N2.

Care should be taken to avoid mechanical or thermal shock because the glass window is easily to damage.

2. Electrostatic Breakdown

Store in shorting clip or in conductive foam to avoid electrostatic breakdown.

3. Incident Light

CCD sensor is sensitive to infrared light.

Note that infrared light component degrades resolution and PRNU of CCD sensor.


4. Lead Frame Forming

Since this package is not shoutagainst mechanical stress, you should not reform the lead frame.

We recommend to use a IC-inserter when you assemble to PCB.

OUTLINE DRAWING

Unit : mm



Weight : 1.0g (Typ.)