QUICKSWITCH ${ }^{\circledR}$ PRODUCTS

## FEATURES:

- Enhanced N channel FET with no inherent diode to Vcc
- Near zero ground bounce
- Undershoot clamp diodes on all switch and control inputs
- Available in QSOP and SOIC packages


## DESCRIPTION:

The QS32861 provides a set of ten high speed CMOS, TTL-compatible bus switches. The Bus Enable ( $\overline{\mathrm{BE}}$ ) signal turns the switches on. The QS32861 includes internal $25 \Omega$ series termination resistors to reduce reflection noise in high speed applications. When closed, the switch acts as the source (series) termination for the driver connected to it.

The QS32861 is characterized for operation at $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

## APPLICATIONS:

- Hot-swapping, hot-docking
- Voltage translation (5V to 3.3V)
- Power conservation
- Capacitance reduction and isolation
- Clock gating
- Bus isolation

FUNCTIONAL BLOCK DIAGRAM


## PIN CONFIGURATION



QSOP/ SOIC TOP VIEW

ABSOLUTE MAXIMUM RATINGS(1)

| Symbol | Description | Max | Unit |
| :--- | :--- | :---: | :---: |
| VTERM $^{(2)}$ | Supply Voltage to Ground | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Switch Voltage Vs | -0.5 to +7 | V |
| VTERM $^{(3)}$ | DC Input Voltage VIN | -0.5 to +7 | V |
| VAC | AC Input Voltage (pulse width $\leq 20 \mathrm{~ns})$ | -3 | V |
| IOUT | DC Output Current | 120 | mA |
| Pmax | Maximum Power Dissipation $\left(\mathrm{TA}_{\mathrm{A}}=85^{\circ} \mathrm{C}\right)$ | 0.5 | W |
| TSTG | Storage Temperature | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |

## NOTE:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. Vcc terminals.
3. All terminals except Vcc.

## CAPACITANCE

$\left(\mathrm{TA}=+25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}, \mathrm{V}\right.$ In $=0 \mathrm{~V}$, Vout $\left.=0 \mathrm{~V}\right)$

| Pins | Typ. | Max. ${ }^{(1)}$ | Unit |
| :---: | :---: | :---: | :---: |
| Control Pins | 3 | 5 | pF |
| Quickswitch Channels (Switch OFF) | 5 | 7 | pF |

## NOTE:

1. This parameter is measured at characterization but not tested.

PIN DESCRIPTION

| Pin Names | Description |
| :---: | :--- |
| $\overline{\mathrm{B}} \overline{\mathrm{E}}$ | Bus Enable |
| $\mathrm{A}_{0}-\mathrm{A} 9$ | Bus A |
| $\mathrm{B} 0-\mathrm{B} 9$ | Bus B |

## FUNCTION TABLE(1)

| $\overline{\mathrm{BE}}$ | $\mathrm{A} 0-\mathrm{A} 9$ | $2 \mathrm{~A}, 2 \mathrm{Y} \mathrm{I} / \mathrm{Os}$ |
| :---: | :---: | :---: |
| H | $\mathrm{Hi}-\mathrm{Z}$ | Disconnect |
| L | $\mathrm{Bo} 0-\mathrm{B} 9$ | Connect |

NOTE:

1. H = HIGH Voltage Level

L = LOW Voltage Level
Z = High-Impedance

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:
Industrial: $\mathrm{TA}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{VCC}=5.0 \mathrm{~V} \pm 5 \%$

| Symbol | Parameter | Test Conditions | Min. | Typ. ${ }^{1)}$ | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | Input HIGH Level | Guaranteed Logic HIGH for Control Pins | 2 | - | - | V |
| VIL | Input LOW Level | Guaranteed Logic LOW for Control Pins | - | - | 0.8 | V |
| IIN | Input LeakageCurrent (Control Inputs) ${ }^{2}$ | $\mathrm{OV} \leq \mathrm{VIN} \leq \mathrm{Vcc}$ | - | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Ioz | Off-State Output Current (Hi-Z) | OV $\leq$ Vout $\leq$ Vcc, Switches OFF | - | $\pm 0.01$ | $\pm 1$ | $\mu \mathrm{A}$ |
| Ron ${ }^{(3)}$ | Switch ON Resistance | $\mathrm{VcC}=\mathrm{Min}$., VIN $=0 \mathrm{~V}$, ION $=30 \mathrm{~mA}$ | 15 | 20 | 35 | $\Omega$ |
|  |  | $\mathrm{VCC}=$ Min., $\mathrm{VIN}=2.4 \mathrm{~V}$, Ion $=15 \mathrm{~mA}$ | 18 | 25 | 40 |  |
| Vp | Pass Voltage ${ }^{(2)}$ | $\mathrm{VIN}=\mathrm{VCC}=5 \mathrm{~V}$, Iout $=-5 \mu \mathrm{~A}$ | 3.7 | 4 | 4.2 | V |

NOTES:

1. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V}, \mathrm{TA}=25^{\circ} \mathrm{C}$.
2. Pass Voltage is guaranteed but not production tested.
3. Rout changed on March 8, 2002. See rear page for more information.

## TYPICAL ON RESISTANCE vs Vin AT Vcc = 5V



POWER SUPPLY CHARACTERISTICS

| Symbol | Parameter | Test Conditions ${ }^{(1)}$ | Typ $^{(2)}$ | Max. | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| ICCQ | Quiescent Power Supply Current | VCC $=$ Max., VIN $=$ GND or Vcc, $f=0$ | 0.2 | 3 | $\mu \mathrm{~A}$ |
| $\Delta I C C$ | Power Supply Current per Control Input HIGH | VCC $=$ Max., VIN $=3.4 \mathrm{~V}^{(3)}, \mathrm{f}=0$ | - | 2.5 | mA |
| ICCD | Dynamic Power Supply Current per MHz ${ }^{(4)}$ | VCC $=$ Max., A and B pins open <br> $\overline{B E}$ Input Toggling at $50 \%$ Duty Cycle | - | 0.25 | $\mathrm{~mA} / \mathrm{MHz}$ |
|  |  |  |  |  |  |

## NOTES:

1. For conditions shown as Min. or Max., use the appropriate values specified under DC Electrical Characteristics.
2. Typical values are at $\mathrm{VCC}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ ambient.
3. Per TLL driven input ( $\mathrm{V} / \mathrm{N}=3.4 \mathrm{~V}$, control inputs only). A and B pins do not contribute to $\Delta \mathrm{lcc}$.
4. This current applies to the control inputs only and represents the current required to switch internal capacitance at the specified frequency. The $A$ and $B$ pins generate no significant AC or DC currents as they transition. This parameter is guaranteed but not production tested.

## SWITCHING CHARACTERISTICS OVER OPERATING RANGE

$\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}, \mathrm{Vcc}=5.0 \mathrm{~V} \pm 5 \%$;
Cload $=50 \mathrm{pF}$, Rload $=500 \Omega$ unless otherwise noted.

| Symbol | Parameter | Min. ${ }^{(1)}$ | Typ. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: | :---: |
| tPLH <br> tPHL | Data Propagation Delay <br> (2,4) <br> A to B or B to A | - | - | $1.25^{(3)}$ | ns |
| tPZH <br> tPZL | Switch Turn-on Delay <br> $\overline{B E}$ to A or B | 1.5 | - | 7.5 | ns |
| tPHZ <br> tPLZ | Switch Turn-offDelay <br>  <br> $\overline{\text { BE }}$ to A or B | 1.5 | - | 5.5 | ns |

NOTES:

1. Minimums are guaranteed but not production tested.
2. This parameter is guaranteed but not production tested.
3. The time constant for the switch alone is of the order of 1.25 ns for $\mathrm{CL}=50 \mathrm{pF}$.
4. The bus switch contributes no propagation delay other than the RC delay of the ON resistance of the switch and the load capacitance. Since this time constant is much smaller than the rise and fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the bus switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.

## ORDERING INFORMATION



As per PCN L0201-02, the Output Resistance (Ron) specifications have changed as of March 8, 2002. The original specifications were:

| Parameter | Description | Min. | Typ. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| RoN | $\mathrm{VCC}=\mathrm{Min}, \mathrm{VIN}=\mathrm{OV}, \mathrm{ION}=30 \mathrm{~mA}$ | 20 | 28 | 40 | $\Omega$ |
|  | $\mathrm{VCC}=\mathrm{Min}, \mathrm{VIN}=2.4 \mathrm{~V}, \mathrm{ION}=15 \mathrm{~mA}$ | 20 | 35 | 48 |  |

CORPORATE HEADQUARTERS
2975 Stender Way
Santa Clara, CA 95054

## for SALES:

800-345-7015 or 408-727-6116 fax: 408-492-8674
www.idt.com
for Tech Support:
logichelp@idt.com
(408) 654-6459

