



LC78011E

Digital RGB Encoder IC for Video CD and CD-G

Overview

The LC78011E is a CMOS IC that integrates a digital RGB encoder and a synchronizing signal generation circuit on a single chip. A video CD or CD-G system can be formed using the LC78011E together with an MPEG video decoder or a CD-G decoder, respectively.


Features

- System structure
 - Each system (Video CD or CD-G system) formed with an additional chip: MPEG decoder or CD-G decoder chip.
- Video outputs
 - 8-bit D/A converter outputs: 2 channels
 - The LC78011E supports the following two video signal output formats:
 - Luminance signal (Y) and chroma signal (C) outputs
 - Composite video signal (C • VIDEO) output (Only one D/A converter channel operates in this mode.)
- System clock
 - External 4fsc clock
 - NTSC mode: 14.31818 MHz
 - PAL mode: 17.734475 MHz
 - PAL-M mode: 14.30244596 MHz
- External subcarrier input
 - An external fsc clock is input and used for subcarrier synchronization timing.
- Video data input
 - The LC78011E supports the following four input formats:
 - R, G, and B: 8 bits each
 - Y, U, and V: 8 bits each
 - Y and UV: 8 bits each (The UV input is a multiplexed input)
 - R, G, and B: 4 bits each (In CD-G input support mode)
- OSD input support
 - R, G, and B + BLK 4-bit inputs (color support) (BLK is an OSD display switching timing signal.)
- External synchronizing signal input
 - Horizontal synchronizing signal, composite synchronizing signal, and composite blanking signal inputs: HSYNC, CSYNC, and BLANK.
- Video signal formats
 - The LC78011E supports the NTSC, PAL, and PAL-M formats.

Package Dimensions


unit: mm

3156-QIP48E



LC78011E

Pin Assignment



LC78011E

Pin Functions

Pin No.	Symbol	I/O	Polarity	Function															
1	RYIN3	IN	Positive	R/Y data input A pull-down resistor is built in.															
2	RYIN2	IN	Positive	R/Y data input A pull-down resistor is built in.															
3	RYIN1	IN	Positive	R/Y data input A pull-down resistor is built in.															
4	RYIN0	IN	Positive	R/Y data input (LSB) A pull-down resistor is built in.															
5	DV _{SS}	—	—	Digital system ground															
6	CLK1	IN	—	4fsc clock input A feedback resistor is built in.															
7	FSCIN	IN	—	fsc clock input A feedback resistor is built in.															
8	DV _{DD}	—	—	Digital system power supply															
9	GUIN7	IN	Positive	G/U data input (MSB) A pull-down resistor is built in.															
10	GUIN6	IN	Positive	G/U data input A pull-down resistor is built in.															
11	GUIN5	IN	Positive	G/U data input A pull-down resistor is built in.															
12	GUIN4	IN	Positive	G/U data input A pull-down resistor is built in.															
13	GUIN3	IN	Positive	G/U data input A pull-down resistor is built in.															
14	GUIN2	IN	Positive	G/U data input A pull-down resistor is built in.															
15	GUIN1	IN	Positive	G/U data input A pull-down resistor is built in.															
16	GUIN0	IN	Positive	G/U data input (LSB) A pull-down resistor is built in.															
17	BVIN7	IN	Positive	B/V/UV data input (MSB) A pull-down resistor is built in.															
18	BVIN6	IN	Positive	B/V/UV data input A pull-down resistor is built in.															
19	BVIN5	IN	Positive	B/V/UV data input A pull-down resistor is built in.															
20	BVIN4	IN	Positive	B/V/UV data input A pull-down resistor is built in.															
21	BVIN3	IN	Positive	B/V/UV data input A pull-down resistor is built in.															
22	BVIN2	IN	Positive	B/V/UV data input A pull-down resistor is built in.															
23	BVIN1	IN	Positive	B/V/UV data input A pull-down resistor is built in.															
24	BVIN0	IN	Positive	B/V/UV data input (LSB) A pull-down resistor is built in.															
25	AV _{DD}	—	—	Analog system power supply (For the D/A converters.) (+5 V)															
26	CROUT	OUT	—	Chroma signal/composite video signal output (8-bit D/A converter output)															
27	BIAS	OUT	—	Ripple rejection capacitor connection (Use a 10 µF capacitor.)															
28	YOUT	OUT	—	Luminance signal output (8-bit D/A converter output)															
29	AV _{SS}	—	—	Analog system ground (For the D/A converters.)															
30	CCSEL	IN	Positive	D/A converter output control signal input (Low: YC signal output, High: Composite video signal output)															
31	NPSEL	IN	Positive	Signal format selection input															
32	PMSEL	IN	Positive	<table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>NPSEL</th> <th>PMSEL</th> <th>D/A converter output signal mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>NTSC</td> </tr> <tr> <td>1</td> <td>0</td> <td>PAL</td> </tr> <tr> <td>0</td> <td>1</td> <td>PAL-M</td> </tr> <tr> <td>1</td> <td>1</td> <td>– (Illegal setting)</td> </tr> </tbody> </table>	NPSEL	PMSEL	D/A converter output signal mode	0	0	NTSC	1	0	PAL	0	1	PAL-M	1	1	– (Illegal setting)
NPSEL	PMSEL	D/A converter output signal mode																	
0	0	NTSC																	
1	0	PAL																	
0	1	PAL-M																	
1	1	– (Illegal setting)																	
33	CDGSEL	IN	Negative	Video CD/CD-G selection input (Low: CD-G, High: Video-CD) (The input digital data can be selected to be either 4-bit or 8-bit data.)															
34	TEST	IN	Positive	Test mode selection input (This pin must be tied low during normal operation.)															
35	RESET	IN	Negative	Reset signal input															
36	OSBIN	IN	Positive	OSD signal (B) input															
37	OSGIN	IN	Positive	OSD signal (G) input															
38	OSRIN	IN	Positive	OSD signal (R) input															
39	OSBLK	IN	Positive	OSD switching signal input (The OSD blanking signal input)															

Continued on next page.

LC78011E

Continued from preceding page.

Pin No.	Symbol	I/O	Polarity	Function		
40	BLANK	IN	Positive	Composite blanking signal input (HBLANK + VBLANK)		
41	$\overline{\text{CSYNC}}$	IN	Negative	Composite synchronizing signal input (HSYNC + VSYNC)		
42	$\overline{\text{HSYNC}}$	IN	Negative	Horizontal synchronizing signal input (HSYNC)		
43	YUVSEL1	IN	Positive	Signal input setup		
44	YUVSEL2	IN	Positive	YUVSEL1	YUVSEL2	Video signal input signal mode
				0	0	RYIN = R in, GUIN = G in, BVIN = B in
				1	0	RYIN = Y in, GUIN = U in, BVIN = V in
				0	1	RYIN = Y in, GUIN = none, BVIN = UV in
				1	1	— (Illegal setting)
45	RYIN7	IN	Positive	R/Y data input (MSB)	A pull-down resistor is built in.	
46	RYIN6	IN	Positive	R/Y data input	A pull-down resistor is built in.	
47	RYIN5	IN	Positive	R/Y data input	A pull-down resistor is built in.	
48	RYIN4	IN	Positive	R/Y data input	A pull-down resistor is built in.	

- Notes: 1. The voltage applied as the digital system power supply voltage must not exceed the voltage applied as the analog system power supply voltage.
 2. Unused input pins must be tied high or low. If the OSD inputs are not used, tie OSBLK (pin 39) low.
 3. Note that the clock input frequencies (CLKI: pin 6, and FSCIN: pin 7) depend on the TV subcarrier pull-in range. The CLKI input clock and the FSCIN clock must be synchronized.

Specifications

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	$V_{DD1 \text{ max}}$	DV_{DD} ($DV_{DD} \leq AV_{DD}$)	$DV_{SS} - 0.3$ to $DV_{SS} + 7.0$	V
	$V_{DD2 \text{ max}}$	AV_{DD}	$AV_{SS} - 0.3$ to $AV_{SS} + 7.0$	V
Input voltage	V_{IN}	RYIN0 to RYIN7, GUIN0 to GUIN7, BVIN0 to BVIN7, CLKI, FSCIN, OSRIN, OSGIN, OSBIN, OSBLK, BLANK, CSYNC, HSYNC, RESET, CCSEL, NPSEL, PMSEL, CDGSEL, YUVSEL1, YUVSEL2, and TEST	$DV_{SS} - 0.3$ to $DV_{DD} + 0.3$	V
Output voltage	V_{OUT}	CROUT, YOUT, and BIAS	$DV_{SS} - 0.3$ to $DV_{DD} + 0.3$	V
Allowable power dissipation	$P_d \text{ max}$	$T_a = 25^\circ\text{C}$	500	mW
Operating temperature	T_{opr}		-20 to +75	$^\circ\text{C}$
Storage temperature	T_{stg}		-40 to +125	$^\circ\text{C}$

Allowable Operating Ranges at $T_a = -20$ to 75°C unless otherwise specified

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply voltage	V_{DD1}	DV_{DD} ($DV_{DD} \leq AV_{DD}$)	3.0		5.5	V
	V_{DD2}	AV_{DD}	4.5	5.0	5.5	V
Input high-level voltage	V_{IH1}	OSRIN, OSGIN, OSBIN, OSBLK, CCSEL, NPSEL, PMSEL, CDGSEL, YUVSEL1, YUVSEL2, TEST	$0.7 V_{DD1}$		$V_{DD1} + 0.3$	V
	V_{IH2}	RYIN0 to RYIN7, GUIN0 to GUIN7, BVIN0 to BVIN7, BLANK, CSYNC, HSYNC, RESET	2.2		$V_{DD1} + 0.3$	V
Input low-level voltage	V_{IL1}	OSRIN, OSGIN, OSBIN, OSBLK, CCSEL, NPSEL, PMSEL, CDGSEL, YUVSEL1, YUVSEL2, TEST	$V_{SS1} - 0.3$		$0.3 V_{DD1}$	V
	V_{IL2}	RYIN0 to RYIN7, GUIN0 to GUIN7, BVIN0 to BVIN7, BLANK, CSYNC, HSYNC, RESET	$V_{SS1} - 0.3$		0.8	V
Clock frequency	f_{iN1}	CLKI	NTSC		14.31818	MHz
			PAL		17.734475	MHz
			PAL-M		14.3024459	MHz
	f_{iN2}	FSCIN	NTSC		3.579545	MHz
			PAL		4.43361875	MHz
			PAL-M		3.57561149	MHz

Continued on next page.

LC78011E

Continued from preceding page.

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Input amplitude	V _{IN1}	CLKI (capacitor coupled)	2.0		V _{DD1}	Vp-p
	V _{IN2}	FSCIN (capacitor coupled)	2.0		V _{DD1}	Vp-p
Clock duty	Fduty1	CLKI, FSCIN	40	50	60	%
Reset pulse width	t _{wrst}	RESET	400			ns

Electrical Characteristics at Ta = -20 to 75°C, DV_{DD} = 5.0 V, AV_{DD} = 5.0 V unless otherwise specified


Parameter	Symbol	Conditions	Ratings			Unit	
			min	typ	max		
Input high-level current	I _{IH1}	OSRIN, OSGIN, OSBIN, OSBLK, BLANK, CSYNC, HSYNC, RESET, CCSEL, NPSEL, PMSEL, CDGSEL, YUVSEL1, YUVSEL2, TEST: V _{IN} = DV _{DD}			5	μA	
	I _{IH2}	RYIN0 to RYIN7, GUIN0 to GUIN7, BVIN0 to BVIN7 (Pull-down resistors are built in): V _{IN} = DV _{DD}	25	50	75	μA	
Input low-level current	I _{IL1}	OSRIN, OSGIN, OSBIN, OSBLK, BLANK, CSYNC, HSYNC, RESET, CCSEL, NPSEL, PMSEL, CDGSEL, YUVSEL1, YUVSEL2, TEST: V _{IN} = DV _{SS}	-5			μA	
	I _{IL2}	RYIN0 to RYIN7, GUIN0 to GUIN7, BVIN0 to BVIN7 (Pull-down resistors are built in): V _{IN} = DV _{SS}	-5			μA	
Internal feedback resistance	R _{BIAS}	CLKI, FSCIN		1		MΩ	
D/A converter resolution		YOUT, CROUT		8 bits			
D/A converter output resistance	R _{DAC}	YOUT, CROUT	150	300	500	Ω	
D/A converter reference voltage	V _{REF}	YOUT, CROUT (The output voltage when each bit of the 8-bit data is zero)	2.40	2.45	2.50	V	
Operating current drain	I _{DD1}	DV _{DD} (AV _{DD} = 5.0 V)	(DV _{DD} = 5.0 V : NTSC)		37	56	mA
			(DV _{DD} = 5.0 V : PAL)		45	68	mA
			(DV _{DD} = 3.3 V : NTSC)		15	23	mA
			(DV _{DD} = 3.3 V : PAL)		18	27	mA
	I _{DD2}	AV _{DD} (AV _{DD} = 5.0 V)	(DV _{DD} = 5.0 V : When 2 channels are used)		21	37	mA
			(DV _{DD} = 5.0 V : When 1 channel is used)		12	21	mA
		(DV _{DD} = 3.3 V : When 2 channels are used)		22	39	mA	
		(DV _{DD} = 3.3 V : When 1 channel is used)		13	23	mA	

Timing Characteristics at Ta = 25°C, DV_{DD} = 5.0 V, AV_{DD} = 5.0 V, t_r = t_f = 3 ns unless otherwise specified

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Data setup time	t _{DS}	RYIN0 to 7, GUIN0 to 7, BVIN0 to 7 → CLKI BLANK, CSYNC, HSYNC → CLKI OSRIN, OSGIN, OSBIN, OSBLK → CLKI FSCIN → CLKI : DV _{DD} = 5.0 V : DV _{DD} = 3.3 V	0 0			ns ns
Data hold time	t _{DH}	CLKI → RYIN0 to 7, GUIN0 to 7, BVIN0 to 7 CLKI → BLANK, CSYNC, HSYNC CLK → OSRIN, OSGIN, OSBIN, OSBLK CLKI → FSCIN : DV _{DD} = 5.0 V : DV _{DD} = 3.3 V	10 12			ns ns
Minimum clock pulse width	t _{WL}	CLKI (For a square wave input)	18			ns
	t _{WH}	CLKI (For a square wave input)	18			ns
Input clock duty	tduty	CLKI, FSCIN (For a sine wave input)	40		60	%


Timing Charts

Data Input




A09270

Synchronizing Signal Input




A09271

Subcarrier Input




A09272

OSD Input



A09273


Composite Video Signal (C • VIDEO) Output



A09093

Note: The value in parentheses is the burst amplitude for PAL and PAL-M modes.


Luminance Signal Output (Y)



A09094

Chroma Signal (C) Output


Digital value (8 bits)



Note: The value in parentheses is the burst amplitude for PAL and PAL-M modes.

A09095

System Block Diagram



A09096

Functional Description

1. Clocks

The system clock operates at 4fsc and is input to the CLKI pin (pin 6). A feedback (bias) resistor is built in.

Input clock frequencies:

- NTSC mode: 14.31818 MHz
- PAL mode: 17.734475 MHz
- PAL-M mode: 14.30244596 MHz

2. Video signal output formats

The LC78011E can provide either a Y/C (luminance signal/chrominance signal) separated signal output or a composite video signal output.

The CCSEL pin (pin 30) selects the output format.

CCSEL (pin 30) setting	High = 1	Low = 0
CROUT (pin 26) output	Composite video signal	Chroma signal (C)
YOUT (pin 28) output	Fixed low-level output (The D/A converter is stopped.)	Luminance signal (Y)

3. Digital video input switching

The LC78011E supports both input from an MPEG decoder (24 bits, 8 bits each of R, G, and B data) and a 12-bit CD-G input (4 bits each of R, G, and B data). The CDGSEL pin (pin 33) switches the input.

CDGSEL (pin 33)	Low = 0	High = 1
Digital input selection	12-bit input (CD-G)	24-bit input (Video CD)

• Sample CD-G (LC7874E) connection

	LC78011E	LC7874E
R	RYIN7 (pin 45) RYIN6 (pin 46) RYIN5 (pin 47) RYIN4 (pin 48)	ROUT3 (pin 36) ROUT2 (pin 37) ROUT1 (pin 38) ROUT0 (pin 39)
G	GUIN7 (pin 9) GUIN6 (pin 10) GUIN5 (pin 11) GUIN4 (pin 12)	GOUT3 (pin 42) GOUT2 (pin 43) GOUT1 (pin 44) GOUT0 (pin 45)
B	BVIN7 (pin 17) BVIN6 (pin 18) BVIN5 (pin 19) BVIN4 (pin 20)	BOUT3 (pin 46) BOUT2 (pin 47) BOUT1 (pin 48) BOUT0 (pin 49)

4. Digital video input format selection

The LC78011E supports both RGB and YUV formats. The YUVSEL1 and YUVSEL2 pins (pins 43 and 44) are used to select the input video format.


YUVSEL2 (pin 44)	YUVSEL1 (pin 43)	Input format
Low = 0	Low = 0	RGB input
Low = 0	High = 1	YUV input
High = 1	Low = 0	Y/UV input*
High = 1	High = 1	Illegal value

Note :* GUIN0 to GUIN7 are not used in the Y/UV input mode.


The U/V discrimination for the UV input is performed by starting acquisition of the U input data with a timing referenced to the falling edge of the BLANK pin (pin 40) input signal. In this mode, the input pins GUIN0 to GUIN7 must be left open or tied to DVSS. (These inputs include built-in pull-down resistors.)

• Data input timing


RGB input (24 bits)



YCbCr (YUV) input (24 bits)



Y (8 bits), CbCr (8 bits) multiplexed input



5. OSD input (on-screen display data input)


The LC78011E provides an OSD signal RGB input function. Four input signals are required: the 3 bits of R, G, and B data and the BLANK pin input signal, which is used for OSD switching.

R (OSRIN: pin 38)	G (OSGIN: pin 37)	B (OSBIN: pin 36)	OSBLK (pin 39)	OSD display color
L = 0	L = 0	L = 0	L = 0	Display off
L = 0	L = 0	L = 0	H = 1	Black
H = 1	L = 0	L = 0	H = 1	Red
L = 0	H = 1	L = 0	H = 1	Green
L = 0	L = 0	H = 1	H = 1	Blue
H = 1	L = 0	H = 1	H = 1	Magenta
H = 1	H = 1	L = 0	H = 1	Yellow
L = 0	H = 1	H = 1	H = 1	Cyan
H = 1	H = 1	H = 1	H = 1	White


Note: The white luminance level is 162, and the black and framing luminance level is 66. (When converted from the As 8-bit data values.)

• OSD timing

When no framing is used



When a frame is used (Frame color: black)



6. Signal format switching (NTSC, PAL, or PAL-M)

The NPSEL and PMSEL pin (pin 31 and 32) are used to switch the signal format.

NPSEL (pin 31)	PMSEL (pin 32)	Signal format
L = 0	L = 0	NTSC
H = 1	L = 0	PAL
L = 0	H = 1	PAL-M
H = 1	H = 1	Illegal value

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
 - ① Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
 - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of March, 1998. Specifications and information herein are subject to change without notice.