CMOS LSI



LC74772V

Camcorder On-Screen Display LSI

Overview

The LC74772V is a CMOS LSI that implements on-screen display for camcorders. It displays characters and patterns in a camcorder viewfinder under microprocessor control. The LC74772V displays a 12×18 dot font with 256 characters.

Features

- Screen format: 12 lines × 24 characters (up to 288 characters)
- Number of characters displayed: Up to 288 characters
- Character format: 12 (horizontal) \times 18 (vertical) dots
- Number of characters in font: 256 characters
- Character sizes: Normal and double, specified in line units
- Display start position
 - Horizontal: 64 positions
 - Vertical: 64 positions
- Character reverse video function: Individual characters can be displayed in reverse video.
- Types of blinking: Two types with periods of 1.0 and 0.5 seconds, specifiable on a per character basis. (Blinking has a 60% display on duty.) (Four divisors: 1/25, 1/30, 1/50, 1/60)


• Outputs: R, G, B plus 2 output systems

- Or: 4 output systems (character data and blanking data: 4 outputs each)
- External control input: 8-bit serial data input format.

Package Dimensions

unit: mm

3175A-SSOP24



Specifications Absolute Maximum Ratings

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	V _{DD}	V _{DD}	$V_{\rm SS}$ – 0.3 to $V_{\rm SS}$ + 7.0	V
Input voltage	V _{IN}	All input pins	V_{SS} – 0.3 to V_{DD} + 0.3	V
Output voltage	V _{OUT}	CK _{OUT} , CHA4, BLK4, CHA3, BLK3, B, G, R, BLANK	$V_{SS}{-}0.3$ to $V_{DD}{+}0.3$	V
Allowable power dissipation	Pd max	Ta = 25°C	300	mW
Operating temperature	Topr		-30 to +70	°C
Storage temperature	Tstg		-40 to +125	°C

- Any and all SANYO products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO representative nearest you before using any SANYO products described or contained herein in such applications.
- SANYO assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO products described or contained herein.

SANYO Electric Co., Ltd. Semiconductor Bussiness Headquarters TOKYO OFFICE Tokyo Bldg., 1-10, 1 Chome, Ueno, Taito-ku, TOKYO, 110-8534 JAPAN

23099HA(OT)/O3096HA(OT)/D3095HA (OT) No. 5159-1/17

Allowable Operating Ranges at Ta = -30 to $+70^{\circ}C$

Parameter	Symbol Conditions				Unit		
Falameter	Symbol	Conditions	min	typ	max	Unit	
Supply voltage	V _{DD}	V _{DD}	2.7	5.0	5.5	V	
Input high-level voltage	VIH	$\frac{\text{CTRL1, TEST}_{\text{IN}}, \overline{\text{CS}}, \text{SCLK}, \text{SIN}, \text{OUT}_{\text{MOD}}, \overline{\text{HSYNC}},}{\text{VSYNC}, \overline{\text{RST}}}$	0.8 V _{DD}		V _{DD} + 0.3	V	
Input low-level voltage	VIL	$\frac{\text{CTRL1, TEST}_{\text{IN}}, \overline{\text{CS}}, \text{SCLK}, \text{SIN}, \text{OUT}_{\text{MOD}}, \overline{\text{HSYNC}},}{\text{VSYNC}, \overline{\text{RST}}}$	V _{SS} – 0.3		0.2 V _{DD}	V	
Oscillator frequency	Fosc	OSC _{IN} , OSC _{OUT} (LC oscillator)	6	(8)	10	MHz	


Electrical Characteristics at Ta = -30 to $+70^{\circ}$ C, unless otherwise specified V_{DD} = 5 V

Parameter	Symbol	Conditions		Unit			
Farameter	Symbol	Conditions		typ	max	Unit	
Output high-level voltage	V _{OH}	$\begin{array}{l} CK_{OUT}, CHA4, BLK4, CHA3, BLK3, B, G, R, BLANK; \\ V_{DD} = 5.5 \ \text{to} \ 4.5 \ V \ (V_{DD} = 4.4 \ \text{to} \ 2.7 \ V), \ I_{OH} = -1.0 \ \text{mA} \\ (-0.5 \ \text{mA}) \end{array}$	0.9 V _{DD}			v	
Output low-level voltage	V _{OL}	$\begin{array}{l} {\sf CK}_{\sf OUT}, {\sf CHA4}, {\sf BLK4}, {\sf CHA3}, {\sf BLK3}, {\sf B}, {\sf G}, {\sf R}, {\sf BLANK}; \\ {\sf V}_{\sf DD} = 5.5 {\sf to} 4.5 {\sf V} ({\sf V}_{\sf DD} = 4.4 {\sf to} 2.7 {\sf V}), {\sf I}_{\sf OL} = 1.0 {\sf mA} \\ (0.5 {\sf mA}) \end{array}$			0.1 V _{DD}	V	
Input current	IIH	$\frac{\text{CTRL1, TEST_{IN}, \overline{CS}, SCLK, SIN, OUT_{MOD}, \overline{HSYNC},}{\overline{VSYNC}: V_{IN} = V_{DD}}$			1	μΑ	
	I	CTRL1, TEST _{IN} , $\overline{\text{HSYNC}}$, $\overline{\text{VSYNC}}$: $V_{\text{IN}} = V_{\text{SS}}$	-1			μA	
Operating current drain	I _{DD}	V_{DD} pin; all outputs open, LC oscillator: 8 MHz			10	mA	

Timing Characteristics at Ta = –30 to +70°C, V_{DD} = 5 \pm 0.5 V


Parameter	Symbol	Symbol Conditions		Ratings				
Farameter	Symbol			typ	max	Unit		
Minimum input pulse width	t _{W (SCLK)}	SCLK	200			ns		
	t _{W (CS)}	$\overline{\text{CS}}$ (the period that $\overline{\text{CS}}$ is high)	1			μs		
Data actus tima	t _{SU (CS)}	CS	200			ns		
Data setup time	t _{SU (SIN)}	SIN	200			ns		
Data hold time	t _{h (CS)}	CS	2			μs		
	t _{h (SIN)}	SIN	200			ns		
One-word write time	t _{word}	The time to write 8 bits of data	4.2			μs		
	t _{wt}	The RAM data write time	1			μs		

Serial Data Input Timing



Pin Assignment


The signal names in parentheses indicate the output pin functions when 4-system output mode is used.



Pin Functions

PinNo.	Symbol	Function	Description				
1	V _{SS}	Ground	Ground connection				
2 3	OSC _{IN} OSC _{OUT}	LC oscillator	Connections for the coil and capacitor that form the oscillator that generates the character output horizontal dot clock.				
4	CTRL1	Clock input control	Control input that switches between LC oscillator mode and clock input mode Low: LC oscillator mode, high: clock input mode				
5	TESTIN	Test control input	Test mode control input (The IC operates in test mode when this input is high.)				
6	CS	Enable input	Serial data input enable input Low: active (This input has hysteresis characteristics.)				
7	SCLK	Clock input	Serial data input clock input (This input has hysteresis characteristics.)				
8	SIN	Data input	Serial data input (This input has hysteresis characteristics.)				
9	CK _{OUT}	Clock output	LC oscillator clock monitor output This signal is output when RST is low.				
10	BLK4	Blanking signal output	Blanking signal output (system 2) Functions as the system 4 blanking data signal output in 4-system mode.				
11	CHA4	Character data output	Character data signal output (system 2) Functions as the system 4 character data signal output in 4-system mode.				
12	NC	Unused	Must be left open or tied to ground in normal operation.				
13	NC	Unused	Must be left open or tied to ground in normal operation.				
14	BLK3	Blanking signal output	Blanking signal output (system 1) Functions as the system 3 blanking data signal output in 4-system mode.				
15	CHA3	Character data output	Character data signal output (system 1) Functions as the system 3 character data signal output in 4-system mode.				
16	BLANK	Blanking signal output	Blanking signal output (blanking signal for RGB output) Functions as the system 2 blanking data signal output in 4-system mode.				
17	R	Character data output	Character data (R) signal output Functions as the system 2 character data signal output in 4-system mode.				
18	G	Character data output	Character data (G) signal output Functions as the system 1 blanking data signal output in 4-system mode.				
19	В	Character data output	Character data (B) signal output Functions as the system 1 character data signal output in 4-system mode.				
20	OUT _{MOD}	Output control input	Control input that switches between RGB output and 4-system output Low: RGB output, high 4-system output				
21	VSYNC	Vertical synchronizing signal input	Vertical synchronizing signal input (This input has hysteresis characteristics.)				
22	HSYNC	Horizontal synchronizing	Horizontal synchronizing signal input (This input has hysteresis characteristics.) signal input				
23	RST	Reset input	System reset signal input (This input has hysteresis characteristics.)				
24	V _{DD}	Power supply	Power supply connection (+5 V)				

Note: 1. Built-in pull-up resistors can be specified for inclusion in the CS (pin 6), SCLK (pin 7), SIN (pin 8), and RST (pin 23) pins as mask options.
2. In clock input mode (when CTRL1 is high), the function that holds the OSC_{IN} (pin 2) pin high during an oscillator reset is stopped.



Display Control Commands

The display control commands have an 8-bit serial input format. Data is input LSB first.

Display Control Command Table

				First	byte							Secon	d byte			
Command	Command code				Da	ata		Data								
	D7	D6	D5	D4	D3	D2	D1	D0	D7	D6	D5	D4	D3	D2	D1	D0
COMMAND 0 System setup 1	0	0	0	0		RAM CLR	0000	TST MOD	_	—	—			. –		-
COMMAND 1 System setup 2	0	0	0	1	CSYN MOD		CLK MOD1		_	—	—	_		. –	—	_
COMMAND 2 Input control setup	0	0	1	0			DATA FMT		_	_	_	-	-	<u> </u>	-	_
COMMAND 3 General-purpose port control	0	0	1	1	PORT SET		OUT P10	OUT P9	_		_			-	-	-
COMMAND 4 Display operation control: reverse video and blinking	0	1	0	0	RVS ON	BLK ON	BLK	BLK 0	_							-
COMMAND 5 Display control: on/off settings for each output	0	1	0	1	DSP 4	DSP 3	DSP 2	DSP 1	_							-
COMMAND 6 Output control: systems 3 and 4	0	1	1	0	DSPF SL34		DSP GSG	DSP BSG	_	-	_	-	-	¦ —	-	-
COMMAND 8 Display control: border	1	0	0	0	0	BKC R	BKC G	BKC B	BKO4 F1	BKO4 F0	BKO3 F1	BKO3 F0	BKO2 F1	BKO2 F0	BKO1 F1	BKO1 F0
COMMAND 9 Display start position	1	0	0	1	VP5	VP4	VP3	VP2	VP1	VP0	HP5	HP4	HP3	HP2	HP1	HP0
COMMAND 10 Display line control	1	0	1	0	LNF SZ	LNF OT4	LNF OT3	LN SEL	0	0	LIN 126	LIN 115	LIN 104	LIN 93	LIN 82	LIN 71
COMMAND 11 RAM write address	1	0	1	1	VADR 3	VADR 2		VADR 0	0	0	0	HADR 4	HADR 3	HADR 2	HADR 1	HADR 0
COMMAND 14 Display RAM setup data	1	1	1	BLK	RV	R	G	В	C7	C6	C5	C4	C3	C2	C1	C0
	1									(2)]

① Command code: (These 4 bits in the first byte identify the command.)

Command 14 is recognized by the upper 3 bits.

- (2) Command data: (These bits specify the data for each command.)
 - For commands 0 through 7, 8 bits of data are read in.
 - For commands 8 through 14, 16 bits of data are read in.
 - If the command 2 data-1 bit (DATAFMT) was set to 1, after the first byte of a command 14 is read in, the system goes to continuous transfer mode for reading in a series of following bytes.

Note: 1. If the CS pin is set high, the command state is set to the command 0 (system control setup) state.

2. If a system reset is executed from the RST pin or by a command reset, the command register is set tot 0.

(1) COMMAND 0 (System control setup 1)

First byte

	D 14		Register content			
DA0 to DA7	DA0 to DA7 Register name		Function	Note		
7	—	0				
6	—	0	Command 0 identification code			
5	—	0				
4	—	0				
3	RST	0 Normal operation		If \overline{CS} is low, the reset is executed, but if		
3	3 SYS		System reset	CS is high this command will be excluded		
2	RAM	0	Normal operation	The VRAM clear operation is not executed when the oscillator		
2	CLR	1	Normal operation VRAM clear (All data is set to FE (hexadecimal))	is stopped.		
1	OSC	OSC	OSC	0	The LC oscillator operating state is maintained.	Valid when the display is off. VRAM write is not possible when the oscillator is
	STP		The LC oscillator is stopped.	stopped.		
0	TST	0	Normal operation	Illegal setting.		
0	MOD		Test mode	This bit must always be set to 0.		

Note: This register is set to 0 on a reset (either by the RST pin or by a command reset).

Notes on command settings

- RSTSYS: A command reset is executed immediately after the data is read. The reset is cleared by returning the CS pin to high to reset this register. The reset is also cleared if this command is executed consecutively or if this register is set to 0.
- RAMCLR: The RAM can only be erased when display is off. This operation is not executed during display. This
 operation cannot be executed if the LC oscillator is stopped. Only use this command when the LC oscillator is
 operating.
 - This command bit is automatically cleared when the RAM erase operation completes.
 - Once the RAM erase command has been read in, the following time is required to complete the operation.
 Tclear = 5 [μs] + 4/f_{OSC} (LC-oscillator) × 288
- OSCSTP: The LC oscillator stop command stops the LC oscillator connected to pins 2 and 3 (OSC_{IN} and OSC_{OUT}). The oscillator stop command is only executed when display is off. It is not executed if display is in progress.
 - In external clock input mode, this command stops the acquisition of that clock signal.
- 4. TSTMOD: The test mode command is executed if the TEST_{IN} pin (pin 5) is high. This command should not be used by applications in normal operation.

(2) COMMAND 1 (System control setup 2)

First byte

				Re	egister content		
DA0 to DA7	Register name	State			Function	Note	
7	_	0					
6	-	0	Command	1 identified	tion and		
5	-	0	Commanu	i identifica	liton code		
4	-	1					
2	CSYN	0	HSYNC (p signal inpu	,	ions as the horizontal synchronizing	The VSYNC pin (pin 21) must be tied to ground or V _{DD} in composite	
3	3 MOD 1			in 22) funct t	ions as the composite synchronizing	synchronizing signal input mode.	
0	CLK	0	The syster	n clock has	a positive polarity.	This sets the clock polarity for system	
2	POLT	1	The syster	n clock has	a negative polarity.	operation when pin 2 is used as a clock input.	
	CLK	0	MOD1	MOD0	Operation		
1	MOD1	1		0	LC oscillator mode	Valid when the CTRL1 pin (pin 4) is high.	
	0 CLK MOD0		0	1	Clock input (1 dot)	The input clock frequency in clock input	
		CLK	0	1	0	Clock input (NTSC)	mode is either 4fsc or the dot clock frequency.
0		1	1	1	Clock input (PAL)		

③ COMMAND 2 (Input control)

First byte

	Deviation		Register content	Nete				
DA0 to DA7	DA0 to DA7 Register name		Function	Note				
7	—	0						
6	—	0	Command 2 identification code					
5	—	1						
4	—	0						
2	3 VSYN 0 POLT 1		The vertical synchronizing signal input polarity is low active.	Sets the pin 21 (VSYNC) signal input				
3			The vertical synchronizing signal input polarity is high active.	polarity.				
2	HSYN	0	The horizontal synchronizing signal input polarity is low active.	Sets the pin 22 (HSYNC) signal input				
2	POLT	1	The horizontal synchronizing signal input polarity is high active.	polarity.				
1	DATA		DATA		DATA	0	Data is transferred in 16-bit units.	Sets the COMMAND 14 data transfer
' FMT		1	Continuous transfers with the upper 8 bits input first and then the lower 8 bits	format.				
0	ATR	0	RV specifies the reverse video display function.	COMMAND-14 Data 11: Valid in RV				
0 FMT		1	RV specifies system 3 output control.	RGB output mode.				

(COMMAND 3 (General-purpose port control)

First byte

	Desistances		Register content	Nete		
DA0 to DA7	DA0 to DA7 Register name		Function	Note		
7	—	0				
6	—	0	Command 3 identification code			
5	—	1				
4	—	1				
3	PORT	0 System 4 functions as a normal character and border outputs.		Controls the pin 10 (BLK4) and pin 11		
3	SET	1	System 4 functions as general-purpose ports.	(CHA4) outputs.		
2	OUT	0	The pin 11 output is set to low.	Sets the output when PORTSET is		
2	P11	1	The pin 11 output is set to high.	set to 1.		
4	OUT	0	The pin 10 output is set to low.	Sets the output when PORTSET is		
1	P10	1	The pin 10 output is set to high.	set to 1.		
0	OUT	0	The pin 9 output is set to low.	Sets the output for pin 9 during normal		
0	P9	1	The pin 9 output is set to high.	operation (other than during a reset).		

(5) COMMAND 4 (Display control: reverse video and blinking)

First byte

	Deviation			R	egister content	Nete
DA0 to DA7	Register name	State			Function	Note
7	—	0				
6	—	1	Command	1 identified	tion and	
5	—	0	Commanu	4 Identifica		
4	—	0				
3	RVS	0	_			
5	ON	1	Characters in reverse		the attribute is specified are displayed	
2	BLK	0	_			
2	ON	1	Characters displayed b		the attribute is specified are	
1	BLK1	0	BLK1	BLK0	Operation	The blinking period setting
		1	0	0	V × 25 (PAL: 0.5 s)	The duty is 60% for all types.
			0	1	V × 30 (NTSC: 0.5 s)	Character display on: 60%
	0 BLK0	0	1	0	V × 50 (PAL: 1.0 s)	Character display off: 40%
0		1	1	1	V × 60 (NTSC: 1.0 s)	V: Vertical period

(6) COMMAND 5 (Display control: on/off settings for each output system)

First byte

			Register content	
DA0 to DA7	Register name	State	Function	Note
7	—	0		
6	—	1	Command 5 identification code	
5	—	0	Command 5 Identification code	
4	—	1		
3	DSP4	0	System 4 output off	Pin 10 (BLK4) and pin 11 (CHA4) output
5	3 03F4		System 4 output on	control
2	2 DSP3		System 3 output off	Pin 14 (BLK3) and pin 15 (CHA3) output
2	DSF3	1	System 3 output on	control
1	DSP2	0	System 2 output off	Pin 16 (BLK2) and pin 17 (CHA2) output control
	0012	1	System 2 output on	Invalid in RGB output mode.
0	0 DSP1		System 1 (RGB) output off	Pin 18 (BLK1) and pin 19 (CHA1) output control
			System 1 (RGB) output on	Functions as the RGB output control in RGB output mode.

⑦ COMMAND 6 (Output control: systems 3 and 4 output control settings)

First byte

	Desistantes			Re	gister conte	ent	Nete
DA0 to DA7	Register name	State			Func	tion	Note
7	—	0					
6	—	1	Command	6 identifice	tion and a		
5	—	1	Commanu	o identifica	lion code		
4	—	0					
3	DSPF	0	Sets the sy described		put conditio	ns according to the command	Only system 4 is valid in 4-system output mode. System 4 cannot be se
3	SL34	1	Sets the sy described		put conditio	when the general-purpose output por usage is specified.	
	DSP	0	DSPRSG	DSPGSG	DSPBSG	Output selection]
2	RSG	1	0	0	0	Signals other than R, G, B are output.	Note: The following registers are set
			0	0	1	B is output.	1 during a reset. DSPRSG
	DSP	0	0	1	0	G is output.	DSPGSG
1	GSG	1	0	1	1	G and B are output.	DSPBSG
		'	1	0	0	R is output.	As a result, the "All of R, G, B a output" state is selected during
		0	1	1 0 1 R and B are output.		reset.	
0	DSP BSG		1	1	0	R and G are output.] [
		1	1	1	1	All of R, G, B are output.	

(8) COMMAND 8 (Output control: background color setting: RGB output mode)

First byte

DA0 to DA7	Desister serve			Re	egister cont	ent	Note
DAU IO DA7	Register name	State			Fund	ction	Note
7	—	1					
6	—	0	Command	0 identifica			
5	—	0	Command	8 Identifica	tion code		
4	—	0					
3		0	—				
2	BKCR	0	BKCR	BKCG	ВКСВ	Background color]
-	Ditoit	1	0	0	0	Black	
			0	0	1	Blue	Background color setting in RGB output
		0	0	1	0	Green	mode
1	BKCG		0	1	1	Cyan	This command is invalid in 4-system output mode.
		1	1	0	0	Red	• Invalid when pin 20 (OUT _{MOD}) is high.
			1	0	1	Magenta	• Valid when pin 20 (OUT _{MOD}) is low.
0	BKCB	0	1	1	0	Yellow	
	DACB	1	1	1	1	7	
			-	•	•	•	_

Second byte

DA0 to DA7	Decister nome			Re	gister content		Note				
DAU to DA7	Register name	State			Function		Note				
7	BKO4	0	BKO4F1	BKO4F1 BKO4F0 Operation function		ן ר					
I	F1	1	0	0	No background or border	1					
			0	1	Font size (black characters)	1	The system 4 output border setting				
	ВКО4	0	1	0	Border						
6	F0	1	1	1	Areas other than the font (all filled)]					
		0		1	T	_					
5	BKO3 F1		BKO3F1		Operation function						
		1	0	0	No background or border		The system 3 output border setting				
			0	1	Font size (black characters)						
4	ВКОЗ	0	1 0 Border								
4	F0	1	1	1	Areas other than the font (all filled)						
	DI/OD	0									
3	BKO2 F1		BKO2F1	BKO2F0	Operation function		The system 2 output border setting				
		1	0	0	No background or border		This command is invalid in RGB output				
			0	1	Font size (black characters)	-	mode.Invalid when pin 20 (OUT_{MOD}) is low.				
2	BKO2	0	1	0	Border		 Valid when pin 20 (OUT_{MOD}) is high. 				
Z	F0	1	1	1	Areas other than the font (all filled)						
	BKO1	0				,					
1	F1		BKO1F1		Operation function						
		1	0	0	No background or border	-	The system 1 or RGB output border				
		0	0	1	Font size	-	setting				
0	BKO1	0	1	0	Border	-					
0	F0	1	1	1	Areas other than the font (all filled)] [

(9) COMMAND 9 (Display start position setting)

First byte

	Desister serve		Register content	Netz
DA0 to DA7	Register name	State	Function	Note
7	_	1		
6	_	0	Command 9 identification code	
5	—	0	Command 9 Identification code	
4	_	1		
3	VP5	0	If VS is the vertical display start position then: $VS = H \times (\sum_{n=0}^{5} 2^{n}VP_{n}) + 16H$	
5		1	n = 0 "" Where H is horizontal period pulse period.	
2	VP4	0	HSYNC	
L		1		
1	VP3	0	└ vs	
	VF3	1	VSYNC Character	
0	VP2	0	HS display area	
	VI Z	1		

Second byte

	D 14		Register content	
DA0 to DA7	Register name	State	Function	Note
7	VP1	0		
/	VET	1		
6	VP0	0		
0	VPU	1		
5	HP5	0		
5	111.5	1		
4	HP4	0	If VS is the porizontal display start position then:	
-	111 4	1	$HS = Tc \times (\overset{5}{\Sigma} 2^{n}HP_{n}) + 12Tc$	
3	HP3	0	n = 0	
5	ПЕЗ	1	Where Tc is a single period of the LC oscillator connected to pins 2 and 3 (OSC _{IN} and OSC _{OUT}), or:	
2	HP2	0	Tc is the period of the input clock (4fsc input) if CTRL1 (pin 4) is	
2	TIF 2	1	high.	
1	HP1	0	NTSC mode: 7.159 MHz = $4 \text{fsc} \times 1/2$	
		1	PAL mode: 7.094 MHz = $4 \text{fsc} \times 2/5$	
0	HP0	0		
0		1		

(i) COMMAND 10 (Display line control)

First byte

	Devision		Register content	Netz
DA0 to DA7	Register name	State	Function	Note
7	—	1		
6	—	0	Command 10 identification code	
5	—	1	Command To identification code	
4	—	0		
3	LNF		-	
3	SZ	1	Sets the character size.	
2	LNF	0	-	Invalid in general-purpose port mode.
Z	OT4	1	Sets the system 4 display line.	
4	LNF	0	-	Invalid in system 4 output setup mode.
1	OT3	1	Sets the system 3 display line.	
0	LNF	0	The line specified by the next 6 bits is one of lines 1 to 6.	Controls the line switching specified by
0	SEL	1	The line specified by the next 6 bits is one of lines 7 to 12.	the six bits in the second byte.

Second byte

D 444 D 47			Register content				
DA0 to DA7	Register name	State	Function	Note			
7	—	0	-				
6	—	0	-				
5	LIN	0	Clears the line 6 (12) setting.				
5	126	1	Sets line 6 (12).				
4	LIN	0	Clears the line 5 (11) setting.				
4	115	1	Sets line 5 (11).	The character size or display line			
3	LIN	0	Clears the line 4 (10) setting.	setting			
3	104	1	Sets line 4 (10).	0: Character size specification = norma			
2	LIN	0	Clears the line 3 (9) setting.	Display line specification = off 1: Character size specification = double			
2	93	1	Sets line 3 (9).	size			
4	LIN	0	Clears the line 2 (8) setting.	Display line specification = on			
1	82	1	Sets line 2 (8).	1			
0	LIN	0	Clears the line 1 (7) setting.]			
0	71	1	Sets line 1 (7).	1			

(1) COMMAND 11 (Display RAM write address setting)

First byte

D.4.4. D.4.7	D		Register content	
DA0 to DA7	Register name	State	Function	- Note
7	—	1		
6	—	0	Command 11 identification code	
5	—	1	Command 11 Identification code	
4	—	1		
3	VADR	0		
3	3	1		
2	VADR	0		
Z	2	1	The range of the display RAM vertical address (line address)	
1	VADR	0	setting is from 0 to B (hexadecimal) (12 lines). Values of C (hexadecimal) or larger are not allowed.	
I	1	1	······································	
0	VADR	0		
0	0	1		

Second byte

	_		Register content	
DA0 to DA7	Register name	State	Function	Note
7	—	0	-	
6	—	0	—	
5	—	0	_	
4	HADR	0		
4	4	1		
3	HADR	0		
5	3	1		
2	HADR	0	The range of the display RAM horizontal address (character address) setting is from 00 to 17 (hexadecimal) (24 characters).	
2	2	1	Values of 18 (hexadecimal) or larger are not allowed.	
1	HADR	0		
'	1	1		
0	HADR	0		
	0	1		

(2) COMMAND 14 (Display RAM setup data)

First byte

	5.11		Register content	N
DA0 to DA7	Register name	State	Function	Note
7	—	1		
6	—	1	Command 14 identification code	
5	_	1		
4	BLK		-	
4		1	Blinking character specification	
3	RV	0	-	
3	RV N	1	Reverse video character specification	
2	R	0	-	
2	ĸ	1	R output specification (system 3 output in 4-system output mode)	
1	G	0	-	
	G	1	G output specification (system 2 output in 4-system output mode)	
0	В	0	_	
0	Б	1	B output specification (system 1 output in 4-system output mode)	

Second byte

	Deviation		Register content	
DA0 to DA7	Register name	State	Function	Note
7	C7	0		
1	07	1		
6	C6	0		
0	0	1		
5	C5	0	Character code setting	
		1	There are 256 characters (00 to FF hexadecimal).	
4	C4	0	FE hexadecimal is handled as blank data.	
		1	Nothing is displayed, whatever the other conditions are set to.	
3	C3	0	FF hexadecimal functions as the transfer termination code for	
		1	character-code-only continuous transfers.	
2	C2	0	Continuous transfer mode is set up by setting the data 0 bit (DATAFMT) in COMMAND 2 to 1.	
-		1		
1	C1	0		
'		1		
0	CO	0		
		1		

Display Screen Organization

The display screen consists of 12 lines of 24 characters each.

Thus the maximum number of characters that can be displayed is 288 characters.

The display memory address consists of a line address (VADR0, VADR1, VADR2, and VADR3 representing values from 0 to B (hexadecimal)), and a column (character position) address (HADR0, HADR1, HADR2, HADR3, and HADR4 representing values from 0 to 17 (hexadecimal)).

Display Screen Organization (Display memory address)

	-		24 characters																						
	1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
1	00	0h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
1.		0h	00h	00h	00h	00h	00h	00h	00h	00h	00h	00h	00h	00h	00h	00h	00h	00h	00h	00h	00h	00h	00h	00h	00h
1	00	0h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
1		1h	01h	01h	01h	01h	01h	01h	01h	01h	01h	01h	01h	01h	01h	01h	01h	01h	01h	01h	01h	01h	01h	01h	01h
1 3	00	Oh	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
		2h	02h	02h	02h	02h	02h	02h	02h	02h	02h	02h	02h	02h	02h	02h	02h	02h	02h	02h	02h	02h	02h	02h	02h
	00	0h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
	03	3h	03h	03h	03h	03h	03h	03h	03h	03h	03h	03h	03h	03h	03h	03h	03h	03h	03h	03h	03h	03h	03h	03h	03h
6	, oc	Oh	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
	04	4h	04h	04h	04h	04h	04h	04h	04h	04h	04h	04h	04h	04h	04h	04h	04h	04h	04h	04h	04h	04h	04h	04h	04h
e	, 00	0h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
12	08	5h	05h	05h	05h	05h	05h	05h	05h	05h	05h	05h	05h	05h	05h	05h	05h	05h	05h	05h	05h	05h	05h	05h	05h
rows	, 00	0h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
	06	6h	06h	06h	06h	06h	06h	06h	06h	06h	06h	06h	06h	06h	06h	06h	06h	06h	06h	06h	06h	06h	06h	06h	06h
1	100	0h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
		7h	07h	07h	07h	07h	07h	07h	07h	07h	07h	07h	07h	07h	07h	07h	07h	07h	07h	07h	07h	07h	07h	07h	07h
9) 00	0h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
	08	8h	08h	08h	08h	08h	08h	08h	08h	08h	08h	08h	08h	08h	08h	08h	08h	08h	08h	08h	08h	08h	08h	08h	08h
10) 00	0h	01 h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
		9h	09h	09h	09h	09h	09h	09h	09h	09h	09h	09h	09h	09h	09h	09h	09h	09h	09h	09h	09h	09h	09h	09h	09h
11		0h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
		Ah	0Ah	0Ah	0Ah	0Ah	0Ah	0Ah	0Ah	0Ah	0Ah	0Ah	0Åh	0Ah											
12	2 00	0h	01h	02h	03h	04h	05h	06h	07h	08h	09h	0Ah	0Bh	0Ch	0Dh	0Eh	0Fh	10h	11h	12h	13h	14h	15h	16h	17h
<u> </u>		Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh	0Bh

H-address (horizontal address: in hexadecimal) V-address (vertical address: in hexadecimal)

- Specifications of any and all SANYO products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Electric Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Electric Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of February, 1999. Specifications and information herein are subject to change without notice.