Philips Components-Signetics

Document No.	853-0033
ECN No.	96054
Date of Issue	March 14, 1989
Status	Product Specification
Memory Produ	ects

82LS135 2K-bit TTL bipolar PROM

DESCRIPTION

The 82LS135 is field programmable, which means that custom patterns are immediately available by following the Signetics Generic I fusing procedure. The standard devices are supplied with all outputs at logical Low. Outputs are programmed to a logic High level at any specified address by fusing the Ni-Cr link matrix.

The 82LS135 includes on-chip decoding and two Chip Enable inputs for ease of memory expansion, and features 3-State outputs for optimization of word expansion in bused organizations.

Ordering information can be found on the following page.


FEATURES

- · Address access time: 100ns max
- Power dissipation: 200µW/bit typ
- Input loading: -100µA max
- Two Chip Enable inputs
- On-chip address decoding
- No separate fusing pins
- Fully TTL compatible
- Unprogrammed outputs are Low level
- Outputs: 3-State


APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Microprogramming
- Hardwired algorithms
- Control store
- Random logic
- Code conversion

PIN CONFIGURATIONS



BLOCK DIAGRAM



2K-bit TTL bipolar PROM (256 \times 8)

82LS135

ORDERING INFORMATION

DESCRIPTION	ORDER CODE		
20-Pin Plastic Dual-In-Line 300mil-wide	N82LS135 N		
20-Pin Plastic Small Outline 300mil-wide	N82LS135 D		
20-Pin Plastic Leaded Chip Carrier 350mil-square	N82LS135 A		

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	+7.0	V _{DC}
V _{IN}	input voltage	+5.5	V _{DC}
Vo	Output voltage Off-State	+5.5	V _{DC}
T _{amb}	Operating temperature range	0 to +75	°C
T _{stg}	Storage temperature range	-65 to +150	°C

DC ELECTRICAL CHARACTERISTICS $0^{\circ}\text{C} \le T_{\text{arrio}} \le +75^{\circ}\text{C}$, $4.75\text{V} \le V_{\text{CC}} \le 5.25\text{V}$

			LIMITS				
SYMBOL PARAMETER		TEST CONDITIONS ^{1,2}		Тур³	Max	UNIT	
Input volt	age						
V _{IL}	Low				0.8	V	
V_{IH}	High		2.0			٧	
V_{IC}	Clamp	I _W = -12mA	-		-1.2	V	
Output vo	ltage						
VoL	Low	I _{OUT} = 16mA			0.5	v	
V_{OH}	High	I _{OUT} = -2mA, High stored	2.4			٧	
Input curr	ent						
I _{IL}	Low	V _{IN} = 0.45V			-100	μА	
I _{IH}	High	V _{IN} = 5.5V	1		40	μΑ	
Output cu	rrent			<u> </u>	······································		
loz	Hi-Z state	CE1, CE2 = High, V _{OUT} = 0.5V			-40	μА	
		CE1, CE2 = High, V _{OUT} = 5.5V	1		40	μA	
los	Short circuit ⁴	CE1, CE2 = Low, V _{OUT} = 0V, High stored	-15		-75	mA	
Supply cu	rrent ⁵						
Icc		V _{CC} = 5.25V		80	100	mA	
Capacitar	ce		•				
		V _{CC} = 5.0V, CE = High				•	
CIN	Input	V _{IN} = 2.0V		5		pF	
Cout	Output	V _{OUT} = 2.0V	1	8		pF	

- 1. Positive current is defined as into the terminal referenced.

- All voltages with respect to network ground. Typical values are at $V_{\rm CC}$ = 5V, $T_{\rm amb}$ = +25°C. Duration of short circuit should not exceed 1 second.
- 5. Measured with all inputs grounded and all outputs open.

March 14, 1989

289

2K-bit TTL bipolar PROM (256 \times 8)

82LS135

AC ELECTRICAL CHARACTERISTICS


 $R_1 = 270\Omega, \ R_2 = 600\Omega, \ C_L = 30 pF, \ 0^{\circ}C \le T_{amb} \le +75^{\circ}C, \ 4.75V \le V_{CC} \le 5.25V$

SYMBOL PA		AMETER TO	FROM	LIMITS			
	PARAMETER			Min	Typ ¹	Max	UNIT
Access time	2						
t _{AA}		Output	Address		70	100	ns
t _{CE}		Output	Chip Enable		30	50	ns
Disable time	3						
t _{CD}		Output	Chip Disable		30	60	ns


NOTES:

- Typical values are at V_{CC} = 5V, T_{amb} = +25°C.
 Tested at an address cycle time of 1μs.
 Measured at a delta of 0.5V from Logic Level with R₁ = 750Ω, R₂ = 750Ω, C_L = 5pF.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORMS



March 14, 1989

290