

#### **DS36277**

### **Dominant Mode Multipoint Transceiver**

### **General Description**

The DS36277 Dominant Mode Multipoint Transceiver is designed for use on bi-directional differential busses. It is optimal for use on Interfaces that utilize Society of Automotive Engineers (SAE) J1708 Electrical Standard.


The device is similar to standard TIA/EIA-485 transceivers, but differs in enabling scheme. The Driver's Input is normally externally tied LOW, thus providing only two states: Active (LOW), or Disabled (OFF). When the driver is active, the dominant mode is LOW, conversely, when the driver is disabled, the bus is pulled HIGH by external bias resistors.

The receiver provides a FAILSAFE feature that guarantees a known output state when the Interface is in the following conditions: Floating Line, Idle Line (no active drivers), and Line Fault Conditions (open or short). The receiver output is HIGH for the following conditions: Open Inputs, Terminated Inputs ( $50\Omega$ ), or Shorted Inputs. FAILSAFE is a highly desirable feature when the transceivers are used with Asynchronous Controllers such as UARTs.

#### **Features**

- FAILSAFE receiver, RO = HIGH for:
  - OPEN inputs
  - Terminated inputs
  - SHORTED inputs
- Optimal for use in SAE J1708 Interfaces
- Compatible with popular interface standards:
  - TIA/EIA-485 and TIA/EIA-422-A
  - CCITT recommendation V.11
- Bi-directional transceiver
  - Designed for multipoint transmission
- Wide bus common mode range
  - -- (-7V to +12V)
- Available in plastic DIP and SOIC packages

### **Connection and Logic Diagram**



Order Number DS36277TM or DS36277TN See NS Package Number M08A or N08E

#### **Truth Tables**

#### Driver

Inputs		Outputs			
DE	DI	DO/RI	DO /RI		
L	L	L	Н		
L	Н	Н	L		
Н	X	Z	Z		

#### Receiver

Inputs		Output
RE DO/RI-DO /RI		RO
L	≥ 0 mV	Н
L	≤ -500 mV	L
L	SHORTED	Н
L	OPEN	Н
Н	Х	Z

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

### **Absolute Maximum Ratings** (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 $\begin{array}{ll} \text{Supply Voltage ($V_{CC}$)} & \text{7V} \\ \text{Input Voltage ($\overline{\text{DE}}$ , $\overline{\text{RE}}$ , and DI)} & 5.5V \end{array}$ 

Driver Output Voltage/

Receiver Input Voltage -10V to +15V Receiver Output Voltage (RO) 5.5V

Maximum Package Power Dissipation @ +25°C

N Package

(derate 9.3 mW/°C above +25°C) 1168 mW

M Package

(derate 5.8 mW/°C above +25°C) 726 mW

Storage Temperature Range  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$  Lead Temperature (Soldering 4 sec.) 260°C ESD Rating (HBM, 1.5 k $\Omega$ , 100 pF) 5.0 kV

# Recommended Operating Conditions

	Min	Max	Units
Supply Voltage, V <sub>CC</sub>	4.75	5.25	V
Bus Voltage	-7	+12	V
Operating Temperature (T <sub>A</sub> )			
DS36277T	-40	+85	°C

### **Electrical Characteristics** (Notes 2, 4)

Over recommended Supply Voltage and Operating Temperature ranges, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
DRIVER C	HARACTERISTICS							
$V_{OD}$	Differential Output Voltage	I <sub>O</sub> = 0 mA (No Load)	)		1.5	3.6	6	V
$V_{oDO}$	Output Voltage	I <sub>O</sub> = 0 mA (Output to GND)		0		6	V	
V <sub>oDO</sub>	Output Voltage	]			0		6	V
V <sub>T1</sub>	Differential Output Voltage	$R_{L} = 54\Omega (485)$	(Figure 1)		1.3	2.2	5.0	V
	(Termination Load)	$R_L = 100\Omega (422)$			1.7	2.6	5.0	V
$\Delta V_{T1}$	Balance of V <sub>T1</sub>	$R_L = 54\Omega$	(Note 3)		-0.2		0.2	V
	$ V_{T1} - \overline{V_{T1}} $	$R_L = 100\Omega$			-0.2		0.2	V
Vos	Driver Common Mode	$R_L = 54\Omega$	(Figure 1)		0	2.5	3.0	V
	Output Voltage	$R_L = 100\Omega$			0	2.5	3.0	V
$\Delta V_{OS}$	Balance of V <sub>OS</sub>	$R_L = 54\Omega$	(Note 3)		-0.2		0.2	V
	$ V_{OS} - \overline{V_{OS}} $	$R_L = 100\Omega$			-0.2		0.2	V
V <sub>OH</sub>	Output Voltage High	$I_{OH} = -22 \text{ mA}$	(Figure 2)		2.7	3.7		V
V <sub>OL</sub>	Output Voltage Low	I <sub>OL</sub> = +22 mA				1.3	2	V
I <sub>OSD</sub>	Driver Short-Circuit	V <sub>O</sub> = +12V	(Figure 3)			92	290	mA
	Output Current	$V_O = -7V$				-187	-290	mA
RECEIVER	R CHARACTERISTICS				•			
V <sub>TH</sub>	Differential Input High $V_O = V_{OH}$ , $I_O = -0.4$ mA				-0.150	0	V	
	Threshold Voltage (Note 5)	$-7V \le V_{CM} \le +12V$						
V <sub>TL</sub>	Differential Input Low	$V_{\rm O} = V_{\rm OL}, I_{\rm O} = 8.0 \text{ mA}$			-0.5	-0.230		V
	Threshold Voltage (Note 5)	$-7V \le V_{CM} \le +12V$						
V <sub>HST</sub>	Hysteresis (Note 6)	V <sub>CM</sub> = 0V				80		mV
I <sub>IN</sub>	Line Input Current	Other Input = 0V	V <sub>I</sub> = +12V			0.5	1.5	mA
	$(V_{CC} = 4.75V, 5.25V, 0V)$	$\overline{DE} = V_{IH} \text{ (Note 7)}$	$V_1 = -7V$			-0.5	-1.5	mA
I <sub>OSR</sub>	Short Circuit Current	$V_O = 0V$		RO	-15	-32	-85	mA
l <sub>oz</sub>	TRI-STATE® Leakage Current	$V_{\rm O} = 0.4 \text{ to } 2.4 \text{V}$		1	-20	1.4	+20	μΑ
V <sub>OH</sub>	Output High Voltage	$V_{ID} = 0V, I_{OH} = -0.4$	mA	1	2.3	3.7		V
	(Figure 12)	V <sub>ID</sub> = OPEN, I <sub>OH</sub> = -		1	2.3	3.7		V
V <sub>OL</sub>	Output Low Voltage	$V_{ID} = -0.5V, I_{OL} = +8 \text{ mA}$		1		0.3	0.7	V
	(Figure 12)	$V_{ID} = -0.5V$ , $I_{OL} = +16$ mA		1		0.3	0.8	V
R <sub>IN</sub>	Input Resistance				10	20		kΩ

#### Electrical Characteristics (Notes 2, 4) (Continued)

Over recommended Supply Voltage and Operating Temperature ranges, unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Units			
DEVICE C	DEVICE CHARACTERISTICS									
V <sub>IH</sub>	High Level Input Voltage		DE,	2.0		$V_{CC}$	V			
V <sub>IL</sub>	Low Level Input Voltage		RE,	GND		0.8	V			
I <sub>IH</sub>	High Level Input Current	V <sub>IH</sub> = 2.4V	or			20	μA			
I <sub>IL</sub>	Low Level Input Current	V <sub>IL</sub> = 0.4V	DI			-100	μA			
V <sub>CL</sub>	Input Clamp Voltage	I <sub>CL</sub> = -18 mA			-0.7	-1.5	V			
I <sub>cc</sub>	Output Low Voltage	<del>DE</del> = 0V, <del>RE</del> = 0V, DI = 0V	•		39	60	mA			
I <sub>CCR</sub>	Supply Current	DE = 3V, RE = 0V, DI = 0V			24	50	mA			
I <sub>CCD</sub>	(No Load)	DE = 0V, RE = 3V, DI = 0V			40	75	mA			
I <sub>ccx</sub>		$\overline{\text{DE}} = 3\text{V}, \ \overline{\text{RE}} = 3\text{V}, \ \text{DI} = 0\text{V}$			27	45	mA			

### **Switching Characteristics** (Note 4)

Over recommended Supply Voltage and Operating Temperature ranges, unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
DRIVER CH	IARACTERISTICS					L
t <sub>PLHD</sub>	Diff. Prop. Delay Low to High	$R_L = 54\Omega$	8	17	60	ns
t <sub>PHLD</sub>	Diff. Prop. Delay High to Low	C <sub>L</sub> = 50 pF	8	19	60	ns
t <sub>skD</sub>	Diff. Skew (It <sub>PLHD</sub> -t <sub>PHLD</sub> I)	C <sub>D</sub> = 50 pF		2	10	ns
t <sub>r</sub>	Diff. Rise Time	(Figures 4, 5)		11	60	ns
t <sub>f</sub>	Diff. Fall Time			11	60	ns
t <sub>PLH</sub>	Prop. Delay Low to High	$R_L = 27\Omega, C_L = 15 pF$		22	85	ns
t <sub>PHL</sub>	Prop. Delay High to Low	(Figures 6, 7)		25	85	ns
t <sub>PZH</sub>	Enable Time Z to High	$R_L = 110\Omega$		25	60	ns
t <sub>PZL</sub>	Enable Time Z to Low	C <sub>L</sub> = 50 pF		30	60	ns
t <sub>PHZ</sub>	Disable Time High to Z	(Figure 8 – Figure 11)		16	60	ns
t <sub>PLZ</sub>	Disable Time Low to Z			11	60	ns
RECEIVER	CHARACTERISTICS		•			
t <sub>PLH</sub>	Prop. Delay Low to High	$V_{ID} = -1.5V \text{ to } +1.5V$	15	37	90	ns
t <sub>PHL</sub>	Prop. Delay High to Low	C <sub>L</sub> = 15 pF	15	43	90	ns
t <sub>sk</sub>	Skew (It <sub>PLH</sub> -t <sub>PHL</sub> I)	(Figures 13, 14)		6	15	ns
t <sub>PZH</sub>	Enable Time Z to High	C <sub>L</sub> = 15 pF		12	60	ns
t <sub>PZL</sub>	Enable Time Z to Low	(Figures 15, 16)		28	60	ns
t <sub>PHZ</sub>	Disable Time High to Z			20	60	ns
t <sub>PLZ</sub>	Disable Time Low to Z			10	60	ns

**Note 1:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" specify conditions for device operation.

Note 2: Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground unless otherwise specified.

 $\textbf{Note 3:} \ \Delta \ |V_{T1}| \ \text{and} \ \Delta \ |V_{OS}| \ \text{are changes in magnitude of } V_{T1} \ \text{and} \ V_{OS}, \ \text{respectively, that occur when the input changes state}.$ 

**Note 4:** All typicals are given for  $V_{CC} = 5.0V$  and  $T_A = +25^{\circ}C$ .

Note 5: Threshold parameter limits specified as an algebraic value rather than by magnitude.

Note 6: Hysteresis defined as  $V_{HST} = V_{TH} - V_{TL}$ .

Note 7:  $I_{IN}$  includes the receiver input current and driver TRI-STATE leakage current.

### **Parameter Measurement Information**




FIGURE 1. Driver  $\rm V_{T1}$  and  $\rm V_{OS}$  Test Circuit




FIGURE 2. Driver  $\rm V_{OH}$  and  $\rm V_{OL}$  Test Circuit




FIGURE 3. Driver Short Circuit Test Circuit




FIGURE 4. Driver Differential Propagation Delay and Transition Time Test Circuit




FIGURE 5. Driver Differential Propagation Delays and Transition Times




FIGURE 6. Driver Propagation Delay Test Circuit





FIGURE 7. Driver Propagation Delays



S1 to DO for DI = 3V S1 to  $\overline{DO}$  for DI = 0V

FIGURE 8. Driver TRI-STATE Test Circuit ( $t_{PZH}$ ,  $t_{PHZ}$ )





FIGURE 9. Driver TRI-STATE Delays  $(t_{PZH}, t_{PHZ})$ 



S1 to DO for DI = 0V S1 to  $\overline{DO}$  for DI = 3V

FIGURE 10. Driver TRI-STATE Test Circuit ( $t_{\text{PZL}}$ ,  $t_{\text{PLZ}}$ )




FIGURE 11. Driver TRI-STATE Delays  $(t_{PZL},\,t_{PLZ})$ 




FIGURE 12. Receiver  $\rm V_{OH}$  and  $\rm V_{OL}$ 




FIGURE 13. Receiver Propagation Delay Test Circuit




FIGURE 14. Receiver Propagation Delays







FIGURE 15. Receiver TRI-STATE Delay Test Circuit




S1 1.5V S2 OPEN S3 CLOSED



S1 1.5V S2 CLOSED S3 CLOSED



S1 -1.5V S2 CLOSED S3 OPEN



S1 –1.5V S2 CLOSED S3 CLOSED

#### FIGURE 16. Receiver Enable and Disable Timing


Note 8: The input pulse is supplied by a generator having the following characteristics: f = 1.0 MHz, 50% duty cycle,  $t_r$  and  $t_f < 6.0$  ns,  $Z_O = 50\Omega$ .

Note 9:  $C_L$  includes probe and stray capacitance.


Note 10: Diodes are 1N916 or equivalent.

### **Typical Performance Characteristics**


# Differential Output Voltage vs Output Current




### Driver V<sub>OH</sub> vs I<sub>OH</sub> vs V<sub>CC</sub>




### Driver $V_{OL}$ vs $I_{OL}$ vs $V_{CC}$




## Differential Output Voltage vs Output Current




#### Driver $V_{OH}$ vs $I_{OH}$ vs Temperature





#### Driver V<sub>OL</sub> vs I<sub>OL</sub> vs Temperature





### Typical Performance Characteristics (Continued)
















### **Typical Performance Characteristics** (Continued)

#### Voltage Output vs Voltage Input (Hysteresis)





### **Typical Applications Information**


#### SAE J1708 Node with External Bias Resistors and Filters




### Physical Dimensions inches (millimeters) unless otherwise noted







8-Lead Molded Package (SO) Order Number DS36277TM NS Package Number M08A



8-Lead Molded Dual-In-Line Package (N) Order Number DS36277TN NS Package Number N08E

12

#### **Notes**

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### BANNED SUBSTANCE COMPLIANCE

National Semiconductor certifies that the products and packing materials meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor
Europe Customer Support Center
Fax: +49 (0) 180-530 85 86
Email: europe.support@nsc.com

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560