

3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9, 4096 x 9

IDT72V01 IDT72V02 IDT72V03 IDT72V04

FEATURES:

- 3.3V family uses 70% less power than the 5 Volt 7201/ 02/03/04 family
- 512 x 9 organization (72V01)
- 1024 x 9 organization (72V02)
- 2048 x 9 organization (72V03)
- 4096 X 9 organization (72V04)
- Functionally compatible with 720x family
- · 25 ns access time
- Asynchronous and simultaneous read and write
- · Fully expandable by both word depth and/or bit width
- Status Flags: Empty, Half-Full, Full
- Auto-retransmit capability
- Available in 32-pin PLCC and 28-pin SOIC Package (to be determined)
- Industrial temperature range (-40°C to +85°C) is available, tested to military electrical specifications

DESCRIPTION:

The IDT72V01/72V02/72V03/72V04 are dual-port FIFO memories that operate at a power supply voltage (Vcc) between 3.0V and 3.6V. Their architecture, functional operation and pin assignments are identical to those of the IDT7201/


7202/7203/7204. These devices load and empty data on a first-in/first-out basis. They use Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth.

The reads and writes are internally sequential through the use of ring pointers, with no address information required to load and unload data. Data is toggled in and out of the devices through the use of the Write (\overline{W}) and Read (\overline{R}) pins. The devices have a maximum data access time as fast as 25 ns.

The devices utilize a 9-bit wide data array to allow for control and parity bits at the user's option. This feature is especially useful in data communications applications where it is necessary to use a parity bit for transmission/reception error checking. They also feature a Retransmit (\overline{RT}) capability that allows for reset of the read pointer to its initial position when \overline{RT} is pulsed low to allow for retransmission from the beginning of data. A Half-Full Flag is available in the single device mode and width expansion modes.

The IDT72V01/72V02/72V03/72V04 is fabricated using IDT's high-speed CMOS technology. It has been designed for those applications requiring asynchronous and simultaneous read/writes in multiprocessing and rate buffer applications.

FUNCTIONAL BLOCK DIAGRAM




CEMOS is a trademark of Integrated Device Technology, Inc. FAST is a trademark of National Semiconductor Co.

COMMERCIAL TEMPERATURE RANGE

©1996 Integrated Device Technology, Inc. For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391.

DECEMBER 1996

PIN CONFIGURATIONS



SMALL OUTLINE PACKAGE TO BE DETERMINED

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Rating	Com'l.	Unit
Vterm	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
ΤΑ	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°C
Tstg	Storage Temperature	-55 to +125	°C
Ιουτ	DC Output Current	50	mA
NOTE:		<u>.</u>	2679 tbl 01


1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter ⁽¹⁾	Condition	Max.	Unit
CIN	Input Capacitance	VIN = 0V	8	pF
Соит	Output Capacitance	Vout = 0V	8	pF

NOTE:

1. This parameter is sampled and not 100% tested.



PLCC **TOP VIEW**

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Rating	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	3.0	3.3	3.6	V
GND	Supply Voltage	0	0	0	V
VIH ⁽¹⁾	Input High Voltage	2.0		Vcc+0.5	V
VIL ⁽²⁾	Input Low Voltage			0.8	V

NOTE:

1. VIH = 2.6V for \overline{XI} input (commercial).

2. 1.5V undershoots are allowed for 10ns once per cycle.

2679 tbl 02

2679 tbl 03

DC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = $3.3 \text{ V} \pm 0.3 \text{V}$, TA = 0° C to + 70° C)

		7	IDT72V01/72V02/ 72V03/72V04 Commercial tA = 25 ns		IDT 7 (
Symbol	Parameter	Min.	Typ. Max. Min. Typ. Max.			Unit		
ILI ⁽¹⁾	Input Leakage Current (Any Input)	-1	_	1	-1	_	1	μA
Ilo ⁽²⁾	Output Leakage Current	-10	_	10	-10	_	10	μA
Vон	Output Logic "1" Voltage IOH = -2mA	2.4			2.4	—	—	V
Vol	Output Logic "0" Voltage IoL = 8mA	—	—	0.4	—	—	0.4	V
ICC1 ^(3,4)	Active Power Supply Current	_	35	50	—	35	50	mA
ICC2 ⁽³⁾	Standby Current (R=W=RS=FL/RT=Viн)	_	5	8	_	5	8	mA
ICC3(L) ⁽³⁾	Power Down Current (All Input = Vcc - 0.2V)		_	0.3		—	0.3	mA

NOTES:

2679 tbl 05

1. Measurements with $0.4 \le VIN \le Vcc$.

2. $\overline{R} \ge V_{IH}$, $0.4 \le V_{OUT} \le V_{CC}$.

3. Icc measurements are made with outputs open (only capacitive loading).

4. Tested at f = 20MHz.

AC ELECTRICAL CHARACTERISTICS

(Commercial: Vcc = $3.3V\pm0.3V$, TA = $0^{\circ}C$ to +70°C)

		Com	mercial	Comm		
		72V01L2	5/72V02L25	72V01L35/	_	
		72V03L2	5/72V04L25	72V03L35/		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	_	28.5	—	22.2	MHz
tRC	Read Cycle Time	35	_	45	_	ns
tA	Access Time	_	25		35	ns
trr	Read Recovery Time	10	—	10	_	ns
trpw	Read Pulse Width ⁽²⁾	25	_	35	_	ns
trlz	Read Pulse Low to Data Bus at Low Z ⁽³⁾	5		5	_	ns
twlz	Write Pulse High to Data Bus at Low $Z^{(3,4)}$	5		10	_	ns
DV	Data Valid from Read Pulse High	5	_	5	_	ns
RHZ	Read Pulse High to Data Bus at High $Z^{(3)}$	_	18	_	20	ns
twc	Write Cycle Time	35	_	45	_	ns
twpw	Write Pulse Width ⁽²⁾	25		35		ns
twr	Write Recovery Time	10	_	10	_	ns
tDS	Data Set-up Time	15	—	18	_	ns
tDH	Data Hold Time	0	_	0	_	ns
RSC	Reset Cycle Time	35	—	45	_	ns
IRS	Reset Pulse Width ⁽²⁾	25	_	35	_	ns
RSS	Reset Set-up Time ⁽³⁾	25		35	_	ns
RSR	Reset Recovery Time	10		10	_	ns
RTC	Retransmit Cycle Time	35	_	45	_	ns
IRT	Retransmit Pulse Width ⁽²⁾	25	_	35	—	ns
RTS	Retransmit Set-up Time ⁽³⁾	25	—	35	—	ns
trtr	Retransmit Recovery Time	10		10	_	ns
tefl	Reset to Empty Flag Low	_	35	_	45	ns
thfh,ffh	Reset to Half-Full and Full Flag High		35	—	45	ns
t RTF	Retransmit Low to Flags Valid	—	35	—	45	ns
tref	Read Low to Empty Flag Low		25	—	30	ns
tRFF	Read High to Full Flag High		25	—	30	ns
IRPE	Read Pulse Width after EF High	25	—	35	—	ns
twer	Write High to Empty Flag High	—	25	—	30	ns
twff	Write Low to Full Flag Low	_	25	—	30	ns
WHF	Write Low to Half-Full Flag Low		35	—	45	ns
RHF	Read High to Half-Full Flag High	—	35	—	45	ns
WPF	Write Pulse Width after FF High	25		35	_	ns
XOL	Read/Write to \overline{XO} Low	_	25		35	ns
ХОН	Read/Write to \overline{XO} High		25		35	ns
XI	XI Pulse Width ⁽²⁾	25		35	_	ns
XIR	XI Recovery Time	10		10	_	ns
IXIS	XI Set-up Time	10		10		ns

NOTES:

1. Timings referenced as in AC Test Conditions.

2. Pulse widths less than minimum value are not allowed.

3. Values guaranteed by design, not currently tested.


4. Only applies to read data flow-through mode.

4

AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2679 tbl 08



* Includes scope and jig capacitances.

SIGNAL DESCRIPTIONS

INPUTS:

DATA IN (Do – D8) Data inputs for 9-bit wide data.

CONTROLS:

RESET (RS)

Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a low state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. Both the Read Enable (\overline{R}) and Write Enable (\overline{W}) inputs must be in the high state during the window shown in Figure 2, (i.e., tRSS before the rising edge of \overline{RS}) and should not change until tRSR after the rising edge of \overline{RS} . Half-Full Flag (\overline{HF}) will be reset to high after Reset (\overline{RS}).

WRITE ENABLE (W)

A write cycle is initiated on the falling edge of this input if the Full Flag (\overline{FF}) is not set. Data set-up and hold times must be adhered to with respect to the rising edge of the Write Enable (\overline{W}). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (\overline{HF}) will be set to low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (\overline{HF}) is then reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag (\overline{FF}) will go low, inhibiting further write operations. Upon the completion of a valid read operation, the Full Flag (\overline{FF}) will go high after tRFF, allowing a valid write to begin. When the FIFO is full, the internal write pointer is blocked from \overline{W} , so external changes in \overline{W} will not affect the FIFO when it is full.

READ ENABLE (R)

A read cycle is initiated on the falling edge of the Read Enable (\overline{R}) provided the Empty Flag (\overline{EF}) is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable (\overline{R}) goes high,

the Data Outputs (Q0 – Q8) will return to a high impedance condition until the next Read operation. When all data has been read from the FIFO, the Empty Flag (\overline{EF}) will go low, allowing the "final" read cycle but inhibiting further read operations with the data outputs remaining in a high impedance state. Once a valid write operation has been accomplished, the Empty Flag (\overline{EF}) will go high after tWEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from \overline{R} so external changes in \overline{R} will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT (FL/RT)

This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first loaded (see Operating Modes). In the Single Device Mode, this pin acts as the restransmit input. The Single Device Mode is initiated by grounding the Expansion In (\overline{XI}) .

The IDT72V01/72V02/72V03/72V04 can be made to retransmit data when the Retransmit Enable control (\overline{RT}) input is pulsed low. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. Read Enable (\overline{R}) and Write Enable (\overline{W}) must be in the high state during retransmit. This feature is useful when less than 512/1024/2048/4096 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode and will affect the Half-Full Flag (\overline{HF}), depending on the relative locations of the read and write pointers.

EXPANSION IN (XI)

This input is a dual-purpose pin. Expansion In (\overline{XI}) is grounded to indicate an operation in the single device mode. Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device in the Depth Expansion or Daisy Chain Mode.

OUTPUTS: FULL FLAG (FF)

The Full Flag (\overline{FF}) will go low, inhibiting further write operation, when the write pointer is one location less than the read pointer, indicating that the device is full. If the read pointer is not moved after Reset (\overline{RS}), the Full-Flag (\overline{FF}) will go

low after 512/1024/2048/4096 writes to the IDT72V01/72V02/ 72V03/72V04.

EMPTY FLAG (EF)

The Empty Flag (\overline{EF}) will go low, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.


EXPANSION OUT/HALF-FULL FLAG (XO/HF)

This is a dual-purpose output. In the single device mode, when Expansion In (\overline{XI}) is grounded, this output acts as an

indication of a half-full memory.

After half of the memory is filled and at the falling edge of the next write operation, the Half-Full Flag (\overline{HF}) will be set low and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (\overline{HF}) is then reset by using rising edge of the read operation.

In the Depth Expansion Mode, Expansion In (\overline{XI}) is connected to Expansion Out (\overline{XO}) of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory.



NOTES:

Figure 2. Reset

1. EF, FF, HF may change status during Reset, but flags will be valid at tRSC.

2. \overline{W} and $\overline{R} = V_{IH}$ around the rising edge of \overline{RS} .




Figure 3. Asynchronous Write and Read Operation

IDT72V01/72V02/72V03/72V04 3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9




Figure 4. Full Flag From Last Write to First Read




Figure 5. Empty Flag From Last Read to First Write




Figure 6. Retransmit






Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse







2678 drw 11






Figure 10. Expansion Out




Figure 11. Expansion In

2679 drw 13

OPERATING MODES:

Care must be taken to assure that the appropriate flag is monitored by each system (i.e. \overline{FF} is monitored on the device where \overline{W} is used; \overline{EF} is monitored on the device where \overline{R} is used). For additional information, refer to Tech Note 8: *Operating FIFOs on Full and Empty Boundary Conditions* and Tech Note 6: *Designing with FIFOs.*

Single Device Mode

A single IDT72V01/72V02/72V03/72V04 may be used when the application requirements are for 512/1024/2048/ 4096 words or less. IDT72V01/72V02/72V03/72V04 is in a Single Device Configuration when the Expansion In (\overline{XI}) control input is grounded (see Figure 12).

Depth Expansion

The IDT72V01/72V02/72V03/72V04 can easily be adapted to applications when the requirements are for greater than 512/1,024/2,048/4,096 words. Figure 14 demonstrates Depth Expansion using three IDT72V01/72V02/72V03/72V04s. Any depth can be attained by adding additional IDT72V01/72V02/72V03/72V04s. The IDT72V01/72V02/72V03/72V04 operates in the Depth Expansion mode when the following conditions are met:

- 1. The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have \overline{FL} in the high state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: *Cascading* FIFOs or FIFO Modules.

USAGE MODES:

Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device.

Figure 13 demonstrates an 18-bit word width by using two IDT72V01/72V02/72V03/72V04s. Any word width can be attained by adding additional IDT72V01/72V02/72V03/72V04s (Figure 13).

Bidirectional Operation

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT72V01/72V02/72V03/72V04s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (twEF + tA) ns after the rising edge of \overline{W} , called the first write edge, and it remains on the bus until the \overline{R} line is raised from low-to-high, after which the bus would go into a three-state mode after tRHZ ns. The \overline{EF} line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The \overline{R} line causes the \overline{FF} to be deasserted but the \overline{W} line being low causes it to be asserted again in anticipation of a new data word. On the rising edge of \overline{W} , the new word is loaded in the FIFO. The \overline{W} line must be toggled when \overline{FF} is not asserted to write new data in the FIFO and to increment the write pointer.

Compound Expansion

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).




Figure 12. Block Diagram of Single 1024 x 9 FIFO




Figure 13. Block Diagram of 1024 x 18 FIFO Memory Used in Width Expansion Mode

TABLE I—RESET AND RETRANSMIT

Single Device Configuration/Width Expansion Mode

	Inputs		Internal Status		Outputs			
Mode	RS	RT	XI	Read Pointer	Write Pointer	EF	FF	HF
Reset	0	Х	0	Location Zero	Location Zero	0	1	1
Retransmit	1	0	0	Location Zero	Unchanged	Х	Х	Х
Read/Write	1	1	0	Increment ⁽¹⁾	Increment ⁽¹⁾	Х	Х	Х

NOTE:

1. Pointer will increment if flag is High.

TABLE II—RESET AND FIRST LOAD TRUTH TABLE

Depth Expansion/Compound Expansion Mode

	Inputs			Intern	al Status	Outputs	
Mode	RS	FL	XI	Read Pointer	Write Pointer	ĒF	FF
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1
Reset All Other Devices	0	1	(1)	Location Zero	Location Zero	0	1
Read/Write	1	Х	(1)	Х	Х	Х	Х
NOTE:		•	•	•	•	•	2679 tbl 1

NOTE:

1. XI is connected to XO of previous device. See Figure 14. RS = Reset Input, FL/RT = First Load/Retransmit, EF = Empty Flag Output, FF = Flag Full Output, \overline{XI} = Expansion Input, \overline{HF} = Half-Full Flag Output

Downloaded from Elcodis.com electronic components distributor

2679 tbl 09





Figure 14. Block Diagram of 3072 x 9 FIFO Memory (Depth Expansion)





2679 drw 17

Figure 15. Compound FIFO Expansion

NOTES:

- 1. For depth expansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13.








Figure 17. Read Data Flow-Through Mode




Figure 18. Write Data Flow-Through Mode

ORDERING INFORMATION

