

CMOS SyncFIFO[™] 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9 IDT72421 IDT72201 IDT72211 IDT72221 IDT72231 IDT72241

FEATURES:

- 64 x 9-bit organization (IDT72421)
- 256 x 9-bit organization (IDT72201)
- 512 x 9-bit organization (IDT72211)
- 1024 x 9-bit organization (IDT72221)
- 2048 x 9-bit organization (IDT72231)
- 4096 x 9-bit organization (IDT72241)
- 12 ns read/write cycle time (IDT72421/72201/72211)
- 15 ns read/write cycle time (IDT72221/72231/72241)
- Read and write clocks can be independent
- · Dual-Ported zero fall-through time architecture
- Empty and Full flags signal FIFO status
- Programmable Almost-Empty and Almost-Full flags can be set to any depth
- Programmable Almost-Empty and Almost-Full flags default to Empty+7, and Full-7, respectively
- Output enable puts output data bus in high-impedance state
- Advanced submicron CMOS technology
- Available in 32-pin plastic leaded chip carrier (PLCC), ceramic leadless chip carrier (LCC), and 32-pin Thin Quad Flat Pack (TQFP)
- For Through-Hole product please see the IDT72420/ 72200/72210/72220/72230/72240 data sheet
- · Military product compliant to MIL-STD-883, Class B

DESCRIPTION:

The IDT72421/72201/72211/72221/72231/72241 SyncFIFO $^{\rm TM}$ are very high-speed, low-power First-In, First-


Out (FIFO) memories with clocked read and write controls. The IDT72421/72201/72211/72221/72231/72241 have a 64, 256, 512, 1024, 2048, and 4096 x 9-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs such as graphics, local area networks and interprocessor communication.

These FIFOs have 9-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and two write enable pins (WEN1, WEN2). Data is written into the Synchronous FIFO on every rising clock edge when the write enable pins are asserted. The output port is controlled by another clock pin (RCLK) and two read enable pins ($\overline{REN1}$, $\overline{REN2}$). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual-clock operation. An output enable pin (\overline{OE}) is provided on the read port for three-state control of the output.

The Synchronous FIFOs have two fixed flags, Empty (\overline{EF}) and Full (\overline{FF}) . Two programmable flags, Almost-Empty (\overline{PAE}) and Almost-Full (\overline{PAF}) , are provided for improved system control. The programmable flags default to Empty+7 and Full-7 for \overline{PAE} and \overline{PAF} , respectively. The programmable flag offset loading is controlled by a simple state machine and is initiated by asserting the load pin (\overline{LD}) .

The IDT72421/72201/72211/72221/72231/72241 are fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



SyncFIFO is a trademark and the IDT logo is a registered trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES


DECEMBER 1995

©1996 Integrated Device Technology, Inc

For latest information contact IDT's web site at www.idt.com or fax-on-demand at 408-492-8391. 5.07

1

PIN CONFIGURATION



PIN DESCRIPTIONS

Symbol	Name	I/O	Description
Do-D8	Data Inputs	ı	Data inputs for a 9-bit bus.
RS	Reset	I	When $\overline{\text{RS}}$ is set LOW, internal read and write pointers are set to the first location of the RAM array, $\overline{\text{FF}}$ and $\overline{\text{PAF}}$ go HIGH, and $\overline{\text{PAE}}$ and $\overline{\text{EF}}$ go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	I	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when the Write Enable(s) are asserted.
WEN1	Write Enable 1	I	If the FIFO is configured to have programmable flags, $\overline{\text{WEN1}}$ is the only write enable pin. When $\overline{\text{WEN1}}$ is LOW, data is written into the FIFO on every LOW-to-HIGH transition WCLK. If the FIFO is configured to have two write enables, $\overline{\text{WEN1}}$ must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the $\overline{\text{FF}}$ is LOW.
WEN2/LD	Write Enable 2/ Load	1	The FIFO is configured at reset to have either two write enables or programmable flags. If WEN2/ $\overline{\text{LD}}$ is HIGH at reset, this pin operates as a second write enable. If WEN2/ $\overline{\text{LD}}$ is LOW at reset, this pin operates as a control to load and read the programmable flag offsets. If the FIFO is configured to have two write enables, $\overline{\text{WEN1}}$ must be LOW and WEN2 must be HIGH to write data into the FIFO. Data will not be written into the FIFO if the $\overline{\text{FF}}$ is LOW. If the FIFO is configured to have programmable flags, WEN2/ $\overline{\text{LD}}$ is held LOW to write or read the programmable flag offsets.
Q0-Q8	Data Outputs	0	Data outputs for a 9-bit bus.
RCLK	Read Clock	I	Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when REN1 and REN2 are asserted.
REN1	Read Enable 1	I	When REN1 and REN2 are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
REN2	Read Enable 2	I	When $\overline{REN1}$ and $\overline{REN2}$ are LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the \overline{EF} is LOW.
ŌĒ	Output Enable	I	When \overline{OE} is LOW, the data output bus is active. If \overline{OE} is HIGH, the output data bus will be in a high-impedance state.
ĒF	Empty Flag	0	When \overline{EF} is LOW, the FIFO is empty and further data reads from the output are inhibited. When \overline{EF} is HIGH, the FIFO is not empty. \overline{EF} is synchronized to RCLK.
PAE	Programmable Almost-Empty Flag	0	When $\overline{\text{PAE}}$ is LOW, the FIFO is almost empty based on the offset programmed into the FIFO. The default offset at reset is Empty+7. $\overline{\text{PAE}}$ is synchronized to RCLK.
PAF	Programmable Almost-Full Flag	0	When \overline{PAF} is LOW, the FIFO is almost full based on the offset programmed into the FIFO. The default offset at reset is Full-7. \overline{PAF} is synchronized to WCLK.
FF	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
Vcc	Power		One +5 volt power supply pin.
GND	Ground		One 0 volt ground pin.

2655 tbl 01

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to	-0.5 to +7.0	-0.5 to +7.0	V
	GND			
ТА	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +135	°C
lout	DC Output Current	50	50	mA

NOTE:

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of the specification is not
implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	V
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
VIH	Input High Voltage Commercial	2.0	_	_	V
VIH	Input High Voltage Military	2.2	_	1	V
VIL	Input Low Voltage Commercial & Military		_	0.8	V

2655 tbl 03

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Max.	Unit	
CIN ⁽²⁾	Input Capacitance	VIN = 0V	10	pF	
Cout ^(1,2)	Output Capacitance	Vout = 0V	10	pF	

2655 tbl 04

- 1. With output deselected (\overline{OE} = HIGH).
- 2. Characterized values, not currently tested.

DC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

2655 tbl 02

Symbol	Parameter	IDT72421 IDT72201 IDT72211 Commercial tclk = 12, 15, 20, 25,35, 50ns Min. Typ. Max.			tcLK = 2 Min.	Unit		
ILI ⁽¹⁾	Input Leakage Current (Any Input)	-1		1	-10	_	10	μΑ
ILO ⁽²⁾	Output Leakage Current	-10	-	10	-10	_	10	μΑ
Vон	Output Logic "1" Voltage, IoH = -2mA	2.4	-		2.4	_	-	V
Vol	Output Logic "0" Voltage, IoL = 8mA	_	_	0.4	_	_	0.4	V
Icc(3)	Active Power Supply Current	_	_	80	_	_	100	mA

NOTES:

2655 tbl 05

Symbol	Parameter	IDT72221 IDT72231 IDT72241 Commercial tcLK = 15, 20, 25, 35, 50ns Min. Typ. Max.		IDT72221 IDT72231 IDT72241 Military tcLK = 25, 35, 50ns Min. Typ. Max.			Unit	
ILI ⁽¹⁾	Input Leakage Current (Any Input)	-1	_	1	-10	1	10	μΑ
ILO ⁽²⁾	Output Leakage Current	-10	_	10	-10	1	10	μΑ
Vон	Output Logic "1" Voltage, IoH = -2mA	2.4	_		2.4	1	_	V
VoL	Output Logic "0" Voltage, IoL = 8mA	_	_	0.4	_	_	0.4	٧
ICC1 ⁽⁴⁾	Active Power Supply Current	_	_	80	_	_	100	mA

NOTES:

- 1. Measurements with $0.4 \le VIN \le VCC$.
- 2. $\overline{OE} \ge VIH$, $0.4 \le VOUT \le VCC$.
- 3 & 4. Measurements are made with outputs unloaded. Tested at fCLK = 20MHz.
 - (3) Typical Icc1 = $30 + (fcL\kappa^*0.5/MHz) + (fcL\kappa^*CL^*0.02/MHz-pF) mA$
 - (4) Typical Icc1 = 32 + (fclk*0.6/MHz) + (fclk*Cl*0.02/MHz-pF) mA
 - fCLK = 1/tCLK.
 - CL = external capacitive load (30pF typical)

2655 tbl 06

AC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

	·		Cor	n'l.				Con	nmercia	al & M	ilitary			
		722	421L12 201L12 211L12	7220	21L15 01L15 11L15	722	421L20 201L20 211L20	722	21L25 201L25 211L25	7220	1L35 1L35 1L35	722	21L50 01L50 11L50	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fS	Clock Cycle Frequency	_	83.3	_	66.7	_	50	_	40	_	28.6	_	20	MHz
tA	Data Access Time	2	8	2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	12	_	15	_	20	_	25	_	35	_	50	_	ns
tCLKH	Clock High Time	5	_	6	_	8	_	10	_	14	_	20	_	ns
tCLKL	Clock Low Time	5	_	6	_	8	_	10	_	14	_	20	_	ns
tDS	Data Set-up Time	3	_	4	_	5	_	6	_	8	_	10	_	ns
tDH	Data Hold Time	0	_	1	_	1	_	1	_	2	_	2	_	ns
tENS	Enable Set-up Time	3	_	4	_	5	_	6	_	8	_	10	_	ns
tENH	Enable Hold Time	0	_	1	_	1	_	1	_	2	_	2	_	ns
tRS	Reset Pulse Width ⁽¹⁾	12	_	15	_	20	_	25	_	35	_	50	_	ns
tRSS	Reset Set-up Time	12	_	15	_	20	_	25	_	35	_	50	_	ns
tRSR	Reset Recovery Time	12	_	15	_	20	_	25	_	35	_	50	_	ns
tRSF	Reset to Flag and Output Time	_	12	_	15	_	20	_	25	_	35	_	50	ns
tOLZ	Output Enable to Output in Low-Z(2)	0	_	0	_	0	_	0	_	0	_	0	_	ns
tOE	Output Enable to Output Valid	3	7	3	8	3	10	3	13	3	15	3	28	ns
tOHZ	Output Enable to Output in High-Z ⁽²⁾	3	7	3	8	3	10	3	13	3	15	3	28	ns
tWFF	Write Clock to Full Flag	_	8	_	10	_	12	_	15	_	20	_	30	ns
tREF	Read Clock to Empty Flag	_	8	_	10	_	12	_	15	_	20	_	30	ns
tAF	Write Clock to Almost-Full Flag	_	8	_	10	_	12	_	15	_	20	_	30	ns
tAE	Read Clock to Almost-Empty Flag	_	8	_	10	_	12	_	15	_	20	_	30	ns
tSKEW1	Skew time between Read Clock & Write Clock for Empty Flag &Full Flag	5	_	6	_	8	_	10	_	12	_	15	_	ns
tSKEW2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	22	_	28	_	35	_	40	_	42	_	45	_	ns

NOTES:

2655 tbl 07

- 1. Pulse widths less than minimum values are not allowed.
- 2. Values guaranteed by design, not currently tested.

5.07 4

AC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+70^{\circ}C$; Military: $VCC = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

			Comm	ercia	l			merci	al and	Milita	ıry	
			21L15		221L20				21L35			
			31L15		231L20		-	-	31L35	7223		
		7224	41L15		241L20	7224			11L35	7224		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fS	Clock Cycle Frequency	_	66.7	_	50	_	40	_	28.6	_	20	MHz
tA	Data Access Time	2	10	2	12	3	15	3	20	3	25	ns
tCLK	Clock Cycle Time	15	_	20	_	25	_	35	_	50	_	ns
tCLKH	Clock HIGH Time	6	_	8	_	10	_	14	_	20	_	ns
tCLKL	Clock LOW Time	6	_	8	_	10	_	14	_	20	_	ns
tDS	Data Set-up Time	4	_	5	_	6	_	8	_	10	_	ns
tDH	Data Hold Time	1	_	1	_	1	_	2	_	2	_	ns
tENS	Enable Set-up Time	4	_	5	_	6	_	8	_	10	_	ns
tENH	Enable Hold Time	1	_	1	_	1		2	_	2	_	ns
tRS	Reset Pulse Width ⁽¹⁾	15	_	20		25	_	35	_	50	_	ns
tRSS	Reset Set-up Time	15	_	20	_	25	_	35	_	50	_	ns
tRSR	Reset Recovery Time	15	_	20	_	25		35	_	50	_	ns
tRSF	Reset to Flag Time and Output Time	_	15	_	20	_	25	_	35	_	50	ns
tOLZ	Output Enable to Output in Low-Z ⁽²⁾	0	_	0	_	0		0	_	0	_	ns
tOE	Output Enable to Output Valid	3	8	3	10	3	13	3	15	3	28	ns
tOHZ	Output Enable to Output in High-Z ⁽²⁾	3	8	3	10	3	13	3	15	3	28	ns
tWFF	Write Clock to Full Flag	_	10	_	12	_	15		20	_	30	ns
tREF	Read Clock to Empty Flag	_	10	_	12	_	15	_	20	_	30	ns
tPAF	Write Clock to Programmable Almost-Full Flag	_	10	_	12	_	15		20	_	30	ns
tPAE	Read Clock to Programmable Almost-Empty Flag	_	10	_	12	_	15		20	_	30	ns
tSKEW1	Skew Time Between Read Clock and Write Clock for Empty Flag and Full Flag	6	_	8	_	10	_	12	_	15	_	ns
tSKEW2	Skew Time Between Read Clock and Write Clock for Programmable Almost-Empty Flag and Programmable Almost-Full Flag	28	_	35	_	40		42	_	45	_	ns

NOTES:


1. Pulse widths less than minimum values are not allowed.

2. Values guaranteed by design, not currently tested.

AC TEST CONDITIONS

In Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2655 tbl 09



2655 tbl 08

or equivalent circuit

Figure 1. Output Load

*Includes jig and scope capacitances.

5.07 5

SIGNAL DESCRIPTIONS

INPUTS:

Data In (Do - D8) — Data inputs for 9-bit wide data.

CONTROLS:

Reset (\overline{RS}) — Reset is accomplished whenever the Reset (\overline{RS}) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. The Full Flag (\overline{FF}) and Programmable Almost-Full Flag (\overline{PAF}) will be reset to HIGH after tRSF. The Empty Flag (\overline{EF}) and Programmable Almost-Empty Flag (\overline{PAE}) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros and the offset registers are initialized to their default values.

Write Clock (WCLK) — A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data setup and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag ($\overline{\text{FF}}$) and Programmable Almost-Full Flag ($\overline{\text{PAF}}$) are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable 1 (WEN1) — If the FIFO is configured for programmable flags, Write Enable 1 (WEN1) is the only enable control pin. In this configuration, when Write Enable 1 (WEN1) is low, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable 1 (WEN1) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

If the FIFO is configured to have two write enables, which allows for depth expansion, there are two enable control pins. See Write Enable 2 paragraph below for operation in this configuration.

To prevent data overflow, the Full Flag ($\overline{\text{FF}}$) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag ($\overline{\text{FF}}$) will go HIGH after tWFF, allowing a valid write to begin. Write Enable 1 ($\overline{\text{WEN1}}$) is ignored when the FIFO is full.

Read Clock (RCLK) — Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag ($\overline{\text{EF}}$) and Programmable Almost-Empty Flag ($\overline{\text{PAE}}$) are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

Read Enables (REN1, REN2) — When both Read Enables (REN1, REN2) are LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When either Read Enable ($\overline{\text{REN1}}$, $\overline{\text{REN2}}$) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag ($\overline{\text{EF}}$) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag ($\overline{\text{EF}}$) will go HIGH after tree and a valid read can begin. The Read Enables ($\overline{\text{REN1}}$, $\overline{\text{REN2}}$) are ignored when the FIFO is empty.

Output Enable (\overline{OE}) — When Output Enable (\overline{OE}) is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable (\overline{OE}) is disabled (HIGH), the Q output data bus is in a high-impedance state.

Write Enable 2/Load (WEN2/LD) — This is a dual-purpose pin. The FIFO is configured at Reset to have programmable flags or to have two write enables, which allows depth expansion. If Write Enable 2/Load (WEN2/LD) is set high at Reset (RS = LOW), this pin operates as a second write enable pin.

If the FIFO is configured to have two write enables, when Write Enable (WEN1) is LOW and Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$) is HIGH, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

In this configuration, when Write Enable (WEN1) is HIGH and/or Write Enable 2/Load (WEN2/LD) is LOW, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag (FF) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go HIGH after tWFF, allowing a valid write to begin. Write Enable 1 (WEN1) and Write Enable 2/Load (WEN2/LD) are ignored when the FIFO is full.

The FIFO is configured to have programmable flags when the Write Enable 2/Load (WEN2/ \overline{LD}) is set LOW at Reset (\overline{RS} =low). The IDT72421/72201/72211/72221/72231/72241 devices contain four 8-bit offset registers which can be loaded with data on the inputs, or read on the outputs. See Figure 3 for details of the size of the registers and the default values.

If the FIFO is configured to have programmable flags when the Write Enable 1 ($\overline{WEN1}$) and Write Enable 2/Load (WEN2/ \overline{LD}) are set low, data on the inputs D is written into the Empty (Least Significant Bit) offset register on the first LOW-to-HIGH transition of the write clock (WCLK). Data is written into the Empty (Most Significant Bit) offset register on the second LOW-to-HIGH transition of the write clock (WCLK), into the Full (Least Significant Bit) offset register on the third transition, and into the Full (Most Significant Bit) offset register on the fourth transition. The fifth transition of the write clock (WCLK) again writes to the Empty (Least Significant Bit) offset register.

5.07 6

However, writing all offset registers does not have to occur at one time. One or two offset registers can be written and then by bringing the Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$) pin HIGH, the FIFO is returned to normal read/write operation. When the Write Enable 2/Load (WEN2/ $\overline{\text{LD}}$) pin is set LOW, and Write Enable 1 ($\overline{\text{WEN1}}$) is LOW, the next offset register in sequence is written.

The contents of the offset registers can be read on the output lines when the Write Enable 2/Load (WEN2/LD) pin is set low and both Read Enables (REN1, REN2) are set LOW. Data can be read on the LOW-to-HIGH transition of the read clock (RCLK).

A read and write should not be performed simultaneously to the offset registers.

LD	WEN1	WCLK ⁽¹⁾	Selection
0	0		Empty Offset (LSB) Empty Offset (MSB) Full Offset (LSB) Full Offset (MSB)
0	1		No Operation
1	0		Write Into FIFO
1	1		No Operation

NOTE:

2655 drw 04

The same selection sequence applies to reading from the registers. REN1
 and REN2 are enabled and read is performed on the LOW-to-HIGH
 transition of RCLK.

Figure 2. Write Offset Register




Figure 3. Offset Register Location and Default Values

2655 drw 05

OUTPUTS:

Full Flag (FF) — The Full Flag (FF) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset (RS), the Full Flag (FF) will go LOW after 64 writes for the IDT72421, 256 writes for the IDT72201, 512 writes for the IDT72211, 1024 writes for the IDT72221, 2048 writes for the IDT72231, and 4096 writes for the IDT72241.

The Full Flag (\overline{FF}) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Empty Flag (\overline{\text{EF}}) — The Empty Flag ($\overline{\text{EF}}$) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag (EF) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Programmable Almost-Full Flag (\overline{PAF}) — The Programmable Almost-Full Flag (\overline{PAF}) will go LOW when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset (\overline{RS}), the Programmable Almost-Full Flag (\overline{PAF}) will go LOW after (64-m) writes for the IDT72421, (256-m) writes for the IDT72201, (512-m) writes for the IDT72211, (1024-m) writes for the IDT72221, (2048-m) writes

for the IDT72231, and (4096-m) writes for the IDT72241. The offset "m" is defined in the Full offset registers.

If there is no Full offset specified, the Programmable Almost-Full Flag (PAF) will go LOW at Full-7 words.

The Programmable Almost-Full Flag (\overline{PAF}) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Programmable Almost-Empty Flag (\$\overline{PAE}\$) — The Programmable Almost-Empty Flag (\$\overline{PAE}\$) will go LOW when the read pointer is "n+1" locations less than the write pointer. The offset "n" is defined in the Empty offset registers. If no reads are performed after Reset the Programmable Almost-Empty Flag (\$\overline{PAE}\$) will go HIGH after "n+1" for the IDT72421/72201/72211/72221/72231/72241.

If there is no Empty offset specified, the Programmable Almost-Empty Flag (PAE) will go LOW at Empty+7 words.

The Programmable Almost-Empty Flag (\overline{PAE}) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs (Q0 - Q8) — Data outputs for a 9-bit wide data.

TABLE 1: STATUS FLAGS

N						
72421	72201	72211	FF	PAF	PAE	ĒĒ
0	0	0	Н	Н	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	Н	Н	L	Н
(n+1) to (64-(m+1))	(n+1) to (256-(m+1))	(n+1) to (512-(m+1))	Н	Н	Н	Н
(64-m) ²⁾ to 63	(256-m) ⁽²⁾ to 255	(512-m) ²⁾ to 511	Н	L	Н	Н
64	256	512	L	L	Н	Н


2655 tbl 10

N	NUMBER OF WORDS IN FIFO					
72221	72231	72241	FF	PAF	PAE	ĒĒ
0	0	0	Н	Н	L	L
1 to n ⁽¹⁾	1 to n ⁽¹⁾	1 to n ⁽¹⁾	Н	Н	L	Н
(n+1) to (1024-(m+1))	(n+1) to (2048-(m+1))	(n+1) to (4096-(m+1))	Н	Н	Н	Н
(1024-m) ⁽²⁾ to 1023	(2048-m) ⁽²⁾ to 2047	(4096-m) ⁽²⁾ to 4095	Н	L	Н	Н
1024	2048	4096	L	L	Н	Н

NOTES:

2655 tbl 11


- 1. n = Empty Offset (n = 7 default value)
- 2. m = Full Offset (m = 7 default value)



NOTES:

- 1. Holding WEN2/LD HIGH during reset will make the pin act as a second write enable pin. Holding WEN2/LD LOW during reset will make the pin act as a load enable for the programmable flag offset registers.
- 2. After reset, the outputs will be LOW if $\overline{OE} = 0$ and tri-state if $\overline{OE} = 1$.
- 3. The clocks (RCLK, WCLK) can be free-running during reset.


Figure 4. Reset Timing



NOTE:

1. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then EF may not change state until the next RCLK edge.


Figure 5. Write Cycle Timing



NOTE:

1. tskew1 is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the current clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then EF may not change state until the next RCLK edge. Figure 6. Read Cycle Timing

Figure 6. Read Cycle Timing



NOTE:

 When tskew1 ≥ minimum specification, tFRL = tclk + tskew1 tskew1 < minimum specification, tFRL = 2tclk + tskew1 or tclk + tskew1 The Latency Timings apply only at the Empty Boundary (EF = LOW).

Figure 7. First Data Word Latency Timing





Figure 8. Full Flag Timing




2655 drw 11

NOTE:

When tskew₁ ≥ minimum specification, tFRL maximum = tCLK + tskew₁ tskew₁ < minimum specification, tFRL maximum = 2tcLk + tskew₁ or tcLk + tskew₁
 The Latency Timings apply only at at the Empty Boundary (EF = LOW).


Figure 9. Empty Flag Timing



NOTES:

- PAF offset = m.
- 2. 64 m words in for IDT72421, 256 m words in FIFO for IDT72201, 512 m words for IDT72211, 1024 m words for IDT72221, 2048 m words for IDT72231, 4096 m words for IDT72241.
- 3. tskew2 is the minimum time between a rising RCLK edge and a rising WCLK edge for PAF to change during that clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew2, then PAF may not change state until the next WCLK rising edge.
- 4. If a write is performed on this rising edge of the write clock, there will be Full (m-1) words in the FIFO when PAF goes LOW.

Figure 10. Programmable Full Flag Timing



NOTES:

- 1. PAE offset = n.
- 2. tskew2 is the minimum time between a rising WCLK edge and a rising RCLK edge for PAE to change during that clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew2, then PAE may not change state until the next RCLK rising edge.
- 3. If a read is performed on this rising edge of the read clock, there will be Empty + (n-1) words in the FIFO when PAE goes LOW.

Figure 11. Programmable Empty Flag Timing




Figure 12. Write Offset Registers Timing




Figure 13. Read Offset Registers Timing

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION - A single IDT72421/72201/72211/72221/72231/72241 may be used when the application requirements are for 64/256/512/1024/2048/4096 words or less. When the IDT72421/72201/72211/72221/

72231/72241 are in a Single Device Configuration, the Read Enable 2 (REN2) control input can be grounded (see Figure 14). In this configuration, the Write Enable 2/Load (WEN2/LD) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 14. Block Diagram of Single 64 x 9/256 x 9/512 x 9/1024 x 9/2048 x 9/4096 x 9 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input controls signals of multiple devices. A composite flag should be created for each of the end-point status flags ($\overline{\text{EF}}$ and $\overline{\text{FF}}$). The partial status flags ($\overline{\text{AE}}$ and $\overline{\text{AF}}$) can be detected from any one device. Figure 15 demonstrates a 18-bit word width by using two IDT72421/72201/72211/72221/72231/72241s. Any word width can be attained by adding additional IDT72421/72201/72211/72221/72231/72241s.

When the IDT72421/72201/72211/72221/72231/72241 are in a Width Expansion Configuration, the Read Enable 2 ($\overline{REN2}$) control input can be grounded (see Figure 15). In this configuration, the Write Enable 2/Load (WEN2/ \overline{LD}) pin is set LOW at Reset so that the pin operates as a control to load and read the programmable flag offsets.




Figure 15. Block Diagram of 64 x 18/256 x 18/512 x 18/1024 x 18/2048 x 18/4096 x 18 Synchronous FIFO Used in a Width Expansion Configuration

DEPTH EXPANSION - The IDT72421/72211/72221/72231/72241 can be adapted to applications when the requirements are for greater than 64/256/512/1024/2048/4096 words. The existence of two enable pins on the read and write port allow depth expansion. The Write Enable 2/Load pin is used as a second write enable in a depth expansion configuration thus the Programmable flags are set to the default values. Depth expansion is possible by using one enable input for system control while the other enable input is controlled by expansion logic to direct the flow of data. A typical application would have the expansion logic alternate data

access from one device to the next in a sequential manner. The IDT72421/7221/72211/72221/72231/72241 operates in the Depth Expansion configuration when the following conditions are met:

- 1. The WEN2/\overline{LD} pin is held HIGH during Reset so that this pin operates a second Write Enable.
- 2. External logic is used to control the flow of data.

Please see the Application Note" DEPTH EXPANSION OF IDT'S SYNCHRONOUS FIFOS USING THE RING COUNTER APPROACH" for details of this configuration.

ORDERING INFORMATION

