

CMOS Static RAM 1 Meg (256K x 4-Bit) Revolutionary Pinout

Features

- 256K x 4 advanced high-speed CMOS static RAM
- JEDEC revolutionary pinout (center power/GND) for reduced noise.
- Equal access and cycle times
 Commercial and Industrial: 12/15/20ns
- One Chip Select plus one Output Enable pin
- Bidirectional inputs and outputs directly TTL-compatible
- Low power consumption via chip deselect
- Available in a 32-pin 400 mil Plastic SOJ.


Description

The IDT71128 is a 1,048,576-bit high-speed static RAM organized as 256K x 4. It is fabricated using IDT's high-performance, high-reliability CMOS technology. This state-of-the-art technology, combined with innovative circuit design techniques, provides a cost-effective solution for high-speed memory needs. The JEDEC centerpower/GND pinout reduces noise generation and improves system performance.

The IDT71128 has an output enable pin which operates as fast as 6ns, with address access times as fast as 12ns available. All bidirectional inputs and outputs of the IDT71128 are TTL-compatible and operation is from a single 5V supply. Fully static asynchronous circuitry is used; no clocks or refreshes are required for operation.

The IDT71128 is packaged in a 32-pin 400 mil Plastic SOJ.


Functional Block Diagram



FEBRUARY 2001

©2000 Integrated Device Technology, Inc.

Pin Configuration



Truth Table^(1,2)

cs	Œ	WE	I/O	Function
L	L	Н	DATAout	Read Data
L	Χ	L	DATAIN	Write Data
L	Н	Н	High-Z	Output Disabled
Н	Χ	Х	High-Z	Deselected - Standby (ISB)
V HC ⁽³⁾	Х	Х	High-Z	Deselected - Standby (IsB1)

NOTES:

- 1. $H = V_{IH}$, $L = V_{IL}$, x = Don't care.
- 2. VLC = 0.2V, VHC = VCC 0.2V.
- 3. Other inputs \geq VHC or \leq VLC.

Absolute Maximum Ratings⁽¹⁾

Symbol	Rating	Value	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0 ⁽²⁾	V
Та	Operating Temperature	0 to +70	°C
TBIAS	Temperature Under Bias	-55 to +125	°С
Тѕтс	Storage Temperature	-55 to +125	°С
Рт	Power Dissipation	1.25	W
lout	DC Output Current	50	mA

3483 tbl 02

NOTES:

NOTE:

3483 thl 01

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 0.5V.

Capacitance

(TA = +25°C, f = 1.0MHz, SOJ package)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 3dV	8	pF
Cı/o	I/O Capacitance	Vout = 3dV	8	pF

Recommended Operating Temperature and Supply Voltage

=			
Grade	Temperature	GND	V cc
Commercial	0°C to +70°C	0V	5.0V ± 10%
Industrial	-40°C to +85°C	0V	5.0V ± 10%

3483 tbl 04

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
ViH	Input High Voltage	2.2	_	Vcc +0.5	٧
VIL	Input Low Voltage	-0.5 ⁽¹⁾		0.8	V

3483 tbl 05

1. VIL (min.) = -1.5V for pulse width less than 10ns, once per cycle.

^{1.} This parameter is guaranteed by device characterization, but is not production tested.

DC Electrical Characteristics

(Vcc = 5.0V ± 10%, Commercial and Industrial Temperature Ranges)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current	Vcc = Max., Vin = GND to Vcc	_	5	μA
ILO	Output Leakage Current	Vcc = Max., $\overline{\text{CS}}$ = ViH, Vout = GND to Vcc		5	μA
Vol	Output Low Voltage	IOL = 8mA, Vcc = Min.	_	0.4	V
Vон	Output High Voltage	IOH = -4mA, Vcc = Min.	2.4		V

3483 tbl 06

DC Electrical Characteristics⁽¹⁾

 $(Vcc = 5.0V \pm 10\%, VLc = 0.2V, VHc = Vcc - 0.2V)$

		7112	8S12	7112	8S15	7112	8S20	
Symbol	Parameter	Com'l.	Ind.	Com'l.	Ind.	Com'l.	Ind.	Unit
Icc	Dynamic Operating Current $\overline{CS} \leq VIL$, Outputs Open, Vcc = Max., f = fMaX $^{(2)}$	155	155	150	150	145	145	mA
lsb	Standby Power Supply Current (TTL Level) $\overline{CS} \ge V$ IH, Outputs Open, Vcc = Max., $f = fMAX^{(2)}$	40	40	40	40	40	40	mA
SB1	Full Standby Power Supply Current (CMOS Level) $\overline{CS} \ge V$ HC, Outputs Open, VCC = Max., f = $0^{(2)}$ VIN $\le V$ LC or VIN $\ge V$ HC	10	10	10	10	10	10	mA

NOTES:

3483 tbl 07

- 1. All values are maximum guaranteed values.
- 2. fmax = 1/trc (all address inputs are cycling at fmax); f = 0 means no address input lines are changing.

AC Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
AC Test Load	See Figure 1 and 2

3483 tbl 08

AC Test Loads





Figure 1. AC Test Load



 ${}^* Including jig and scope capacitance.\\$

Figure 2. AC Test Load (for tclz, tolz, tchz, tohz, tow, and twhz)

AC Electrical Characteristics


(Vcc = 5.0V ± 10%, Commercial and Industrial Temperature Ranges)

		7112	28S12	71128S15		71128S20		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE	E							
trc	Read Cycle Time	12		15		20		ns
taa	Address Access Time		12		15		20	ns
tacs	Chip Select Access Time		12		15		20	ns
tclz ⁽¹⁾	Chip Select to Output in Low-Z	3		3		3		ns
tcHz ⁽¹⁾	Chip Deselect to Output in High-Z	0	6	0	7	0	8	ns
toe	Output Enable to Output Valid		6		7		8	ns
tolz ⁽¹⁾	Output Enable to Output in Low-Z	0		0		0		ns
tонz ⁽¹⁾	Output Disable to Output in High-Z	0	5	0	5	0	7	ns
tон	Output Hold from Address Change	4		4		4		ns
tpu ⁽¹⁾	Chip Select to Power-Up Time	0	_	0		0		ns
tpD ⁽¹⁾	Chip Deselect to Power-Down Time		12		15		20	ns
WRITE CYCL	E	•	•	•	•	•	•	
twc	Write Cycle Time	12		15		20		ns
taw	Address Valid to End of Write	10		12		15		ns
tcw	Chip Select to End of Write	10		12		15		ns
tas	Address Set-up Time	0		0		0		ns
twp	Write Pulse Width	10		12		15		ns
twr	Write Recovery Time	0		0		0		ns
tow	Data Valid to End-of-Write	7		8		9		ns
tон	Data Hold Time	0		0		0		ns
tow ⁽¹⁾	Output active from End-of-Write	3		3		4		ns
twHz ⁽¹⁾	Write Enable to Output in High-Z	0	5	0	5	0	8	ns
IOTE:	•	•						3483 tbl 0


NOTE:

1. This parameter guaranteed with the AC load (Figure 2) by device characterization, but is not production tested.

Timing Waveform of Read Cycle No. 1⁽¹⁾




Timing Waveform of Read Cycle No. 2^(1, 2, 4)




NOTES:

- 1. WE is HIGH for Read Cycle.
- 2. Device is continuously selected, \overline{CS} is LOW.
- 3. Address must be valid prior to or coincident with the later of $\overline{\text{CS}}$ transition LOW; otherwise tAA is the limiting parameter.
- 4. $\overline{\text{OE}}$ is LOW.
- 5. Transition is measured ±200mV from steady state.

Timing Waveform of Write Cycle No. 1 (WE Controlled Timing)(1, 2, 4)




Timing Waveform of Write Cycle No. 2 (CS Controlled Timing)(1, 4)



NOTES:

- 1. A write occurs during the overlap of a LOW $\overline{\text{CS}}$ and a LOW $\overline{\text{WE}}$.
- 2. \overline{OE} is continuously \overline{HIGH} . During a \overline{WE} controlled write cycle with \overline{OE} LOW, twp must be greater than or equal to twHz + tow to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If \overline{OE} is HIGH during a \overline{WE} controlled write cycle, this requirement does not apply and the minimum write pulse is the specified twp.
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4. If the $\overline{\text{CS}}$ LOW transition occurs simultaneously with or after the $\overline{\text{WE}}$ LOW transition, the outputs remain in a high impedance state. $\overline{\text{CS}}$ must be active during the tcw write period.
- 5. Transition is measured ±200mV from steady state.

Ordering Information



3483 drw 09

Datasheet Document History

8/5/99		Updated to new format
	Pg. 3	Removed military entries from DC table
	Pg. 4	Removed Note 1, renumbered notes and footnotes
	Pg. 6	Removed Note 1, renumbered notes and footnotes
8/13/99	Pg. 8	Added Datasheet Document History
9/30/99	Pg. 1, 3, 4, 7	Added 12ns, 15ns, and 20ns industrial temperature speed grade offerings
2/18/00	Pg. 3	Revise ISB for Industrial Temperature offerings to meet commerical specifications
3/14/00	Pg. 3	Revised ISB to accomidate speed functionality
8/09/00		Not recommended for new designs
02/01/01		Removed "Not recommended for new designs"



CORPORATE HEADQUARTERS

2975 Stender Way Santa Clara, CA 95054 for SALES:

800-345-7015 or 408-727-6116

fax: 408-492-8674 www.idt.com

for Tech Support: sramhelp@idt.com 800-544-7726, x4033

The IDT logo is a registered trademark of Integrated Device Technology, Inc.