

M52790SP/FP

AV Switch with I²C Bus Control

REJ03F0187-0200
Rev.2.00
Sep 14, 2006

Description

The M52790 is AV switch semiconductor integrated circuit with I²C bus control.

This IC contains 2-channels of 4-input audio switches and 2-channels of 4-input video switches. Each channel can be controlled independently.

The video switches contain amplifiers can be controlled a gain of output 0 dB or 6 dB.

Features

- Video and stereo sound switches in one package
- Wide frequency range (video switch): DC to 20 MHz
- High separation (video switch): Crosstalk -60 dB (Typ) at 1 MHz
- Two types of packages are provided: SDIP with a lead pitch of 1.778 mm (M52790SP); and SSOP with a lead pitch of 0.8 mm (M52790FP).

Application

Video equipment


Recommended Operating Condition

Supply voltage: 4.7 V to 9.3 V


Rated supply voltage: 5 V, 9 V

Maximum output current: 63 mA (at 9 V)







Block Diagram



Pin Arrangement




Pin Description

Pin No.	Name	Peripheral Circuit Pins	DC Voltage (V)	Remarks
1	V _{CC}	—	9 V	5 to 9 V
2 6 7 11 12 16 32 36	VIDEO 2 IN Y 2 IN VIDEO 3 IN Y 3 IN VIDEO 4 IN Y 4 IN Y IN TUNER IN		3.6 V	Clamp in
3 5 8 10 13 15 33 35	Lch 2 IN Rch 2 IN Lch 3 IN Rch 3 IN Lch 4 IN Rch 4 IN Rch T IN Lch T IN		4.7 V	
4 9 14 34	C 2 IN C 3 IN C 4 IN C IN		4.7 V	
17	SCL		V _{IL} max = 1.5 V V _{IH} min = 3.0 V	
18	SDA		V _{IL} max = 1.5 V V _{IH} min = 3.0 V V _{OL} max = 0.4 V	At I _{lin} = 3 mA
19	GND	—	—	
20	CHIP SELECT		SLAVE ADDRESS 0 to 1.5 V: 90H 2.5 to V _{CC} : 92H OPEN: 90H	

Pin No.	Name	Peripheral Circuit Pins	DC Voltage (V)	Remarks
21	BIAS		4.2 V	
22 26 27 31	Y 2 OUT V 2 OUT Y 1 OUT V 1 OUT		SYNC CHIP DC = 2.9 V	
24 29	C 2 OUT C 1 OUT		4.0 V	
23 25 28 30	Rch 2 OUT Lch 2 OUT Rch 1 OUT Lch 1 OUT		4.0 V	

I²C Bus


I²C Bus (Inter IC Bus) is multi master bus system developed by PHILIPS. Two wires (SDA-serial data, SCL-serial clock) realize functions of start, stop, transferring data, synchronization and arbitration. The output stages of device connected to the bus must have an open drain or open collector in order to perform the wired-AND function.



Every byte put on the SDA line must be 8-bits long. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first. The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change when the clock signal on the SCL line is LOW.

Control

This IC controls 2-channel switches with 2-byte data (DATA1 and DATA2). SW1 is controlled by DATA1. SW2 is controlled by DATA2.



Data Byte Format

M52790 FUNCTION TABLE

S	SLAVE ADDRESS	A	DATA (D7 to D0)	A	DATA (DF to D8)	A	P
---	---------------	---	-----------------	---	-----------------	---	---

SLAVE ADDRESS

SLAVE ADDRESS	A6	A5	A4	A3	A2	A1	A0	R/W
	1	0	0	1	0	0	0/1	0

DATA1 (D7 to D0) CONT

DATA CONT	D7	D6	D5	D4	D3	D2	D1	D0
	AUDIO MODE1		—	Y/C AMP1	V AMP1	S/N	SW1 CONT	

VIDEO SW1 CONT

DATA			OUT		
S/N (S:1)	V-SW1		V OUT1	Y OUT1	C OUT1
D2	D1	D0			
0	0	0	T IN	Y IN	C IN
0	0	1	V 2 IN	Y IN	C IN
0	1	0	V 3 IN	Y IN	C IN
0	1	1	V 4 IN	Y IN	C IN
1	0	0	Y/C MIX T	Y IN	C IN
1	0	1	Y/C MIX 2	Y 2 IN	C 2 IN
1	1	0	Y/C MIX 3	Y 3 IN	C 3 IN
1	1	1	Y/C MIX 4	Y 4 IN	C 4 IN

AMP1 GAIN CONT

DATA	AMP	DATA	AMP
D4	YC AMP1	D3	V AMP1
0	0 dB	0	0 dB
1	6 dB	1	6 dB

AUDIO MODE1 CONT

DATA		MODE
D7	D6	
0	0	MUTE
0	1	R/R
1	0	L/L
1	1	NORMAL

AUDIO SW1 CONT

MODE		MUTE		R/R		L/L		NORMAL	
DATA		OUT		OUT		OUT		OUT	
D1	D0	Lch OUT 1	Rch OUT 1	Lch OUT 1	Rch OUT 1	Lch OUT 1	Rch OUT 1	Lch OUT 1	Rch OUT 1
0	0	MUTE	MUTE	Rch T IN	Rch T IN	Lch T IN	Lch T IN	Lch T IN	Rch T IN
0	1	MUTE	MUTE	Rch 2 IN	Rch 2 IN	Lch 2 IN	Lch 2 IN	Lch 2 IN	Rch 2 IN
1	0	MUTE	MUTE	Rch 3 IN	Rch 3 IN	Lch 3 IN	Lch 3 IN	Lch 3 IN	Rch 3 IN
1	1	MUTE	MUTE	Rch 4 IN	Rch 4 IN	Lch 4 IN	Lch 4 IN	Lch 4 IN	Rch 4 IN

DATA2 (DF to D8) CONT

DATA CONT	DF	DE	DD	DC	DB	DA	D9	D8
	AUDIO MODE2		—	Y/C AMP2	V AMP2	S/N	SW2 CONT	

VIDEO SW2 CONT

DATA			OUT		
S/N (S:1)	V-SW2		V OUT2	Y OUT2	C OUT2
DA	D9	D8			
0	0	0	T IN	Y IN	C IN
0	0	1	V 2 IN	Y 2 IN	C 2 IN
0	1	0	V 3 IN	Y 3 IN	C 3 IN
0	1	1	V 4 IN	Y 4 IN	C 4 IN
1	0	0	Y/C MIX T	Y IN	C IN
1	0	1	Y/C MIX 2	Y 2 IN	C 2 IN
1	1	0	Y/C MIX 3	Y 3 IN	C 3 IN
1	1	1	Y/C MIX 4	Y 4 IN	C 4 IN

AMP2 GAIN CONT

DATA	AMP	DATA	AMP
DC	Y/C AMP2	DB	V AMP2
0	0 dB	0	0 dB
1	6 dB	1	6 dB

AUDIO MODE2 CONT

DATA		MODE
DF	DE	
0	0	MUTE
0	1	R/R
1	0	L/L
1	1	NORMAL

AUDIO SW2 CONT

MODE		MUTE		R/R		L/L		NORMAL	
DATA		OUT		OUT		OUT		OUT	
D9	D8	Lch OUT 2	Rch OUT 2	Lch OUT 2	Rch OUT 2	Lch OUT 2	Rch OUT 2	Lch OUT 2	Rch OUT 2
0	0	MUTE	MUTE	Rch T IN	Rch T IN	Lch T IN	Lch T IN	Lch T IN	Rch T IN
0	1	MUTE	MUTE	Rch 2 IN	Rch 2 IN	Lch 2 IN	Lch 2 IN	Lch 2 IN	Rch 2 IN
1	0	MUTE	MUTE	Rch 3 IN	Rch 3 IN	Lch 3 IN	Lch 3 IN	Lch 3 IN	Rch 3 IN
1	1	MUTE	MUTE	Rch 4 IN	Rch 4 IN	Lch 4 IN	Lch 4 IN	Lch 4 IN	Rch 4 IN

Electrical Characteristics


(Ta = 25°C, V_{CC} = 9 V, unless otherwise noted)

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Supply voltage	V _{CC}	4.7	—	9.3	V	
Circuit current	I _{CC}	—	63	83	mA	V _{CC} = 9 V, Vin = 0 Vp-p, RI = ∞Ω
		—	54	71		V _{CC} = 5 V, Vin = 0 Vp-p, RI = ∞Ω
Video						
Voltage gain	G	-0.5	0	0.5	dB	f = 100 kHz, 1 Vp-p (0 dB) (T→V _{1OUT})
		5.5	6	6.5		f = 100 kHz, 1 Vp-p (6 dB) (T→V _{1OUT})
		-0.5	0	0.5		f = 100 kHz, 1 Vp-p (0 dB) (Y→V _{1OUT})
		5.5	6	6.5		f = 100 kHz, 1 Vp-p (6 dB) (Y→V _{1OUT})
Frequency characteristics	F	-2.0	0	2.0	dB	f = 10 MHz/100 kHz, 1 Vp-p (0 dB) (T→V _{1OUT})
		-2.0	0	2.0		f = 10 MHz/100 kHz, 1 Vp-p (6 dB) (T→V _{1OUT})
		-2.0	0	2.0		f = 10 MHz/100 kHz, 1 Vp-p (0 dB) (Y→V _{1OUT})
		-2.0	0	2.0		f = 10 MHz/100 kHz, 1 Vp-p (6 dB) (Y→V _{1OUT})
Dynamic Range	D	4	—	—	Vp-p	V _{CC} = 9 V (0 dB) (T→V _{1OUT})
		2	—	—		V _{CC} = 5 V (0 dB) (T→V _{1OUT})
		4	—	—		V _{CC} = 9 V (0 dB) (Y→V _{1OUT})
		2	—	—		V _{CC} = 5 V (0 dB) (Y→V _{1OUT})
Input impedance	Z _{IC}	14	20	26	kΩ	(C, C ₂ , C ₃ , C ₄)
	Z _{IV}	—	—	—		Clamp in (T, V ₂ , V ₃ , V ₄)
	Z _{IY}	—	—	—		Clamp in (Y, Y ₂ , Y ₃ , Y ₄)
Crosstalk	CT	—	-60	-54	dB	f = 1 MHz, 1 Vp-p T→V _{1OUT} (at V ₂ mode)
Audio						
Voltage gain	G	-0.5	0	0.5	dB	f = 1 kHz, 1 Vp-p (V _{CC} 9 V) (R _T →R _{1OUT})
		-0.5	0	0.5		f = 1 kHz, 1 Vp-p (V _{CC} 5 V) (R _T →R _{1OUT})
Frequency characteristics	F	-2.0	0	1	dB	f = 100 kHz/1 kHz, 1 Vp-p (R _T →R _{1OUT})
Total harmonic distortion	THD	—	0.01	0.05	%	f = 1 kHz, 2 Vp-p, at 400 Hz HPE + 30 kHz LPF (R _T →R _{1OUT})
Dynamic Range	D	5.5	6.0	—	Vp-p	f = 1 kHz, Maximum with distortion < 0.5% (R _T →R _{1OUT})
Output DC offset voltage	V _{OFF}	-20	0	20	mV	(MODE: R _T , R ₂ , R ₃ , R ₄ →R _{1OUT})
Input impedance	Z _I	22	30	38	kΩ	(R _T , R ₂ , R ₃ , R ₄ , L _T , L ₂ , L ₃ , L ₄)
Crosstalk	CT	—	-90	-84	dB	1 kHz, 1 Vp-p R _T →R _{1OUT} (at R ₂ mode)
I ² C Bus control signal						
Max. input high voltage	V _{IH}	3.0	—	5.0	V	SDA = 3 mA
Min. input low voltage	V _{IL}	0.0	—	1.5		
Low level output voltage (SDA)	V _{OL}	0.0	—	0.4		
High level input current	I _{IH}	-10	—	10	μA	SDA, SCL = 4.5 V
Low level input current	I _{IL}	-10	—	10		SDA, SCL = 0.4 V
SCL clock frequency	f _{SCL}	0.0	—	100	kHz	
Time of bus must be free before a new transmission can start	t _{BUF}	4.7	—	—	μs	
Hold time at start condition	t _{HD;STA}	4.0	—	—		
The low period of the clock	t _{LOW}	4.7	—	—		
The high period of the clock	t _{HIGH}	4.0	—	—		
Step-up time for start condition	t _{SU;STA}	4.7	—	—		


Electrical Characteristics (cont.)

(Ta = 25°C, V_{CC} = 9 V, unless otherwise noted)

Item	Symbol	Min	Typ	Max	Unit	Test Condition
Hold time DATA	t _{HD;DAT}	5.0	—	—	ns	
Setup time DATA	t _{SU;DAT}	250	—	—		
Rise time of both SDA and SCL line	t _R	—	—	1000		
Fall time of both SDA and SCL line	t _F	—	—	300		
Setup time for stop condition	t _{SU;STO}	4.0	—	—	μs	

I²C Bus Control Signal

Application Circuit Example



Note How To Use This IC





- Input signal with sufficient low impedance to input terminal.
- The capacitance of output terminal as small as possible.
- Set the capacitance between V_{CC} and GND near the pins if possible.
- Assign an area as large as possible for grounding.

Power-on Reset

- The M52790 has an internal power-on reset function that sets each control register to "0" during IC power ON.
- The power-on reset VTH has 2.5 V.

Package Dimensions

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-SSOP36-8.4x15-0.80	PRSP0036GA-B	36P2R-D	0.5g



NOTE)
 1. DIMENSIONS **1* AND **2* DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION **3* DOES NOT INCLUDE TRIM OFFSET.

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	14.8	15.0	15.2
E	8.2	8.4	8.6
A ₂	—	2.05	—
A	—	—	2.35
A ₁	0	0.1	0.2
b _p	0.3	0.35	0.45
c	0.18	0.2	0.25
θ	0°	—	8°
H _E	11.63	11.93	12.23
e	0.65	0.8	0.95
y	—	—	0.10
L	0.3	0.5	0.7

Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.

Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510