## **Document Title**

128Kx8 Bit High Speed Static RAM(3.3V Operating), Revolutionary Pin out. Operated at Commercial and Industrial Temperature Ranges.

## **Revision History**

<u>RevNo.</u>	<u>History</u>			Draft Data	<u>Remark</u>
Rev. 0.0	Initial release with Design	Apr. 1st, 1997	Design Target		
Rev.1.0	Release to Preliminary Da 1.1. Replace Design Targe			Jun. 1st, 1997	Preliminary
Rev.2.0	Release to Final Data She 2.1. Delete Preliminary. 2.2. Delete 32-SOJ-300 pa 2.3. Add Capacitive load o 2.4. Change D.C characte Items Icc IsB	ackage. If the test environment in	A.C test load. Changed spec. (8/10/12ns part) 160/155/150mA 50mA	Feb. 25th, 1998	Final
Rev. 2.1	Change Standby and Data Items IsB1 IDR at 3.0V IDR at 2.0V	a Retention Current for L- Previous spec. 0.5mA 0.4mA 0.3mA	-ver. Changed spec. 0.7mA 0.5mA 0.4mA	Aug. 4th, 1998	Final

The attached data sheets are prepared and approved by SAMSUNG Electronics. SAMSUNG Electronics CO., LTD. reserve the right to change the specifications. SAMSUNG Electronics will evaluate and reply to your requests and questions on the parameters of this device. If you have any questions, please contact the SAMSUNG branch office near your office, call or contact Headquarters.



## 128K x 8 Bit High-Speed CMOS Static RAM(3.3V Operating)

Pre-Charge Circuit

Memory Array

256 Rows

512x8 Columns

I/O Circuit

Column Select

A8 A9 A10 A11 A12 A13 A14 A15 A16

#### **FEATURES**

- Fast Access Time 8,10,12ns(Max.)
- Low Power Dissipation

   Standby (TTL) : 50mA(Max.) (CMOS) : 5mA(Max.) 0.7mA(Max.) - L-Ver. only
   Operating K6R1008V1B-8 : 160mA(Max.) K6R1008V1B-10 : 155mA(Max.) K6R1008V1B-12 : 150mA(Max.)
- Single 3.3±0.3V Power Supply
- TTL Compatible Inputs and Outputs
- Fully Static Operation
- No Clock or Refresh required
- Three State Outputs
- 2V Minimum Data Retention ; L-Ver. only
- Center Power/Ground Pin Configuration
- Standard Pin Configuration
  - K6R1008V1B-J : 32-SOJ-400 K6R1008V1B-T : 32-TSOP2-400CF


## **GENERAL DESCRIPTION**

The K6R1008V1B is a 1,048,576-bit high-speed Static Random Access Memory organized as 131,072 words by 8 bits. The K6R1008V1B uses 8 common input and output lines and has an output enable pin which operates faster than address access time at read cycle. The device is fabricated using SAM-SUNG's advanced CMOS process and designed for highspeed circuit technology. It is particularly well suited for use in high-density high-speed system applications. The K6R1008V1B is packaged in a 400mil 32-pin plastic SOJ or TSOP2 forward.

## ORDERING INFORMATION

K6R1008V1B-C8/C10/C12	Commercial Temp.
K6R1008V1B-I8/I10/I12	Industrial Temp.

#### PIN CONFIGURATION(Top View)



## **PIN FUNCTION**

Pin Name	Pin Function
A0 - A16	Address Inputs
WE	Write Enable
CS	Chip Select
OE	Output Enable
I/O1 ~ I/O8	Data Inputs/Outputs
Vcc	Power(+3.3V)
Vss	Ground
N.C	No Connection

# 



## FUNCTIONAL BLOCK DIAGRAM

Select

Row

Data

Cont.

CLK Gen.

Clk Gen.

Ao

A1

A<sub>2</sub>

A<sub>3</sub>

A4

A5

A6

A7

I/O1~I/O8

#### **ABSOLUTE MAXIMUM RATINGS\***

Paran	neter	Symbol	Rating	Unit
Voltage on Any Pin Relativ	e to Vss	Vin, Vout	-0.5 to 4.6	V
Voltage on Vcc Supply Rel	ative to Vss	Vcc	-0.5 to 4.6	V
Power Dissipation		PD	1.0	W
Storage Temperature	Storage Temperature		-65 to 150	°C
Operating Temperature	Commercial	Та	0 to 70	°C
	Industrial	Та	-40 to 85	°C

\* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### RECOMMENDED DC OPERATING CONDITIONS\*(TA=0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Unit
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	Viн	2.0	-	Vcc+0.3***	V
Input Low Voltage	VIL	-0.3**	-	0.8	V

\* The above parameters are also guaranteed at industrial temperature range. \*\*  $V_{IL}(Min) = -2.0V a.c(Pulse Width \le 6ns)$  for  $I \le 20mA$ . \*\*\*  $V_{IH}(Max) = V_{CC} + 2.0V a.c$  (Pulse Width  $\le 6ns$ ) for  $I \le 20mA$ .

#### DC AND OPERATING CHARACTERISTICS\*(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise specified)

Parameter	Symbol	Test Conditions		Min	Max	Unit
Input Leakage Current	ILI	VIN = Vss to Vcc		-2	2	μA
Output Leakage Current	Ilo	CS=VIH or OE=VIH or WE=VIL VOUT = Vss to Vcc		-2	2	μA
		Min. Cycle, 100% Duty	8ns	-	160	mA
	/	CS=VIL, VIN = VIH or VIL, IOUT=0mA	10ns	-	155	
			12ns	-	150	
Standby Current	ISB	Min. Cycle, CS=Vін		-	50	mA
	ISB1	f=0MHz, <del>CS</del> ≥Vcc-0.2V,	Normal	-	5	mA
		VIN≥Vcc-0.2V or VIN≤0.2V	L-Ver.	-	0.7	
Output Low Voltage Level	Vol	IoL=8mA		-	0.4	V
Output High Voltage Level	Vон	Iон=-4mA		2.4	-	V

\* The above parameters are also guaranteed at industrial temperature range.

#### CAPACITANCE\*(TA=25°C, f=1.0MHz)

Item	Symbol	Test Conditions	MIN	Max	Unit
Input/Output Capacitance	CI/O	VI/O=0V	-	8	pF
Input Capacitance	CIN	VIN=0V	-	6	pF

\* Capacitance is sampled and not 100% tested.




## AC CHARACTERISTICS(TA=0 to 70°C, Vcc=3.3±0.3V, unless otherwise noted.) TEST CONDITIONS\*


Parameter	Value		
Input Pulse Levels	0V to 3V		
Input Rise and Fall Times	3ns		
Input and Output timing Reference Levels	1.5V		
Output Loads	See below		

\* The above test conditions are also applied at industrial temperature range.

Output Loads(A)

Output Loads(B) for tHz, tLz, tWHz, tOW, tOLz & tOHz





\* Capacitive Load consists of all components of the test environment.

\* Including Scope and Jig Capacitance

#### **READ CYCLE\***

Denemeter	Cumb al	K6R1008V1B-8		K6R1008V1B-10		K6R1008V1B-12		11
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Read Cycle Time	tRC	8	-	10	-	12	-	ns
Address Access Time	taa	-	8	-	10	-	12	ns
Chip Select to Output	tco	-	8	-	10	-	12	ns
Output Enable to Valid Output	tOE	-	4	-	5	-	6	ns
Chip Enable to Low-Z Output	tLZ	3	-	3	-	3	-	ns
Output Enable to Low-Z Output	tolz	0	-	0	-	0	-	ns
Chip Disable to High-Z Output	tHZ	0	4	0	5	0	6	ns
Output Disable to High-Z Output	tohz	0	4	0	5	0	6	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	ns
Chip Selection to Power Up Time	tPU	0	-	0	-	0	-	ns
Chip Selection to Power DownTime	tPD	-	8	-	10	-	12	ns

\* The above parameters are also guaranteed at industrial temperature range.




#### WRITE CYCLE\*

Deveryoter	Cumb al	K6R1008V1B-		K6R1008V1B-10		K6R1008V1B-12		11-14
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit
Write Cycle Time	twc	8	-	10	-	12	-	ns
Chip Select to End of Write	tcw	6	-	7	-	8	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	ns
Address Valid to End of Write	tAW	6	-	7	-	8	-	ns
Write Pulse Width(OE High)	tWP	6	-	7	-	8	-	ns
Write Pulse Width(OE Low)	tWP1	8	-	10	-	12	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	ns
Write to Output High-Z	twnz	0	4	0	5	0	6	ns
Data to Write Time Overlap	tDW	4	-	5	-	6	-	ns
Data Hold from Write Time	tDH	0	-	0	-	0	-	ns
End Write to Output Low-Z	tow	3	-	3	-	3	-	ns

\* The above parameters are also guaranteed at industrial temperature range.


## **TIMMING DIAGRAMS**

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS=OE=VIL, WE=VIH)






#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



#### NOTES(READ CYCLE)


- 1. WE is high for read cycle.
- 2. All read cycle timing is referenced from the last valid address to the first transition address.
- 3. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are not referenced to VoH or VoL levels.
- 4. At any given temperature and voltage condition, tHz(Max.) is less than tLz(Min.) both for a given device and from device to device.
- 5. Transition is measured ±200mV from steady state voltage with Load(B). This parameter is sampled and not 100% tested.
- 6. Device is continuously selected with  $\overline{CS}=V_{IL}$ .
- 7. Address valid prior to coincident with CS transition low.
- 8. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.




#### TIMING WAVEFORM OF WRITE CYCLE(1) (OE = Clock)



#### TIMING WAVEFORM OF WRITE CYCLE(2) (DE=Low Fixed)



#### TIMING WAVEFORM OF WRITE CYCLE(3) (CS = Controlled)



#### NOTES(WRITE CYCLE)

- 1. All write cycle timing is referenced from the last valid address to the first transition address.
- 2. A write occurs during the overlap of a low CS and WE. A write begins at the latest transition CS going low and WE going low; A write ends at the earliest transition CS going high or WE going high. two is measured from the beginning of write to the end of write.
- 3. tcw is measured from the later of  $\overline{CS}$  going low to end of write.
- 4. tas is measured from the address valid to the beginning of write.
- 5. twe is measured from the end of write to the address change. twe applied in case a write ends as CS or WE going high.
- 6. If OE, CS and WE are in the Read Mode during this period, the I/O pins are in the output low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 7. For common I/O applications, minimization or elimination of bus contention conditions is necessary during read and write cycle.
- 8. If CS goes low simultaneously with WE going or after WE going low, the outputs remain high impedance state.
- 9. Dout is the read data of the new address.
- 10. When CS is low : I/O pins are in the output state. The input signals in the opposite phase leading to the output should not be applied.



## **FUNCTIONAL DESCRIPTION**

CS	WE	OE	Mode	I/O Pin	Supply Current
н	Х	Χ*	Not Select	High-Z	ISB, ISB1
L	Н	Н	Output Disable	High-Z	Icc
L	Н	L	Read	Dout	lcc
L	L	Х	Write	DIN	Icc


\* X means Don't Care.

#### DATA RETENTION CHARACTERISTICS\*(TA=0 to 70°C)

Parameter	Symbol	Symbol Test Condition		Тур.	Max.	Unit
Vcc for Data Retention	Vdr	CS≥Vcc-0.2V	2.0	-	3.6	V
Data Retention Current	Idr	IDR         Vcc=3.0V, CS≥Vcc-0.2V           VIN≥Vcc-0.2V or VIN≤0.2V		-	0.5	mA
		Vcc=2.0V, CS≥Vcc-0.2V Vin≥Vcc-0.2V or Vin≤0.2V	-	-	0.4	
Data Retention Set-Up Time	tSDR	See Data Retention	0	-	-	ns
Recovery Time	trdr	Wave form(below)	5	-	-	ms

\* The above parameters are also guaranteed at industrial temperature range. Data Retention Characteristic is for L-ver only.

## DATA RETENTION WAVE FORM







#### PACKAGE DIMENSIONS

Units:millimeters/Inches

32-SOJ-400



32-TSOP2-400CF



Downloaded from Elcodis.com electronic components distributor