ASSP Power Supplies

BIPOLAR

Switching Regulator Controller

MB3782

■ DESCRIPTION

The FUJITSU MB3782 is a PWM-type switching regulator controller, designed with open-collector output for connection to external drive transistors and coils, providing a selection of three types of output voltage: step-up, step-down or inverting (inverting output is available on one circuit only).


The MB3782 features identical oscillator output waveforms to enable completely synchronous operation and prevent the occurrence of low-frequency beat between channels.

Also, the MB3782 features low power dissipation (2.1 mA Typ) and a built-in standby mode (10 μ A), making possible the configuration of a wide variety of high-efficiency, stable power supplies, even with the use of battery power. The MB3782 is an ideal power supply for high-performance portable devices such as video camcorders and cameras.

■ FEATURES

- Wide voltage range (3.6 V to 18 V)
- Low power dissipation (operating mode: 2.1 mA (Typ), standby mode: 10 μA (Max)
- Wide range of oscillator frequencies, high-frequency capability (1 to 500 kHz)
- On-chip timer-latch type short detection circuit
- On-chip undervoltage lockout circuit
- On-chip 2.50 V reference voltage circuit (1.25 V output available at R⊤ pin)
- Dead time adjustment over full duty cycle range
- On-chip standby mode (power on/off function)


■ PACKAGE





MB3782

■ PIN ASSIGNMENT



■ PIN DESCRIPTION


Pin No.	Pin Name	I/O	Description
1	Vref	0	2.50 V (typ) voltage output: provides load current up to 3 mA, for use as error amplifier reference input and for dead time setting.
2	Ст	_	Oscillator timing capacity connection: should be used in the capacity range 150 to 15000 pF.
3	Rт		Oscillator timing resistor connection: should be used in the resistance range 5.1 to 100 k Ω . This pin can also provide output at voltage level VREF/2, for use as error amplifier reference input.
4	+IN1	I	Error amplifier 1 non-inverting input pin.
5	-IN1	I	Error amplifier 1 inverting input pin.
6	FB1	0	Error amplifier 1 output pin: connect resistor and capacitor between this pin and the –IN1 pin to set gain and adjust frequency characteristics.
7	DTC1*1	I	OUT1 dead time setting pin: VREF voltage is divided by an external resistor and applied to set dead time. Also, a capacitor may be connected between this pin and the GND pin to perform soft start operations.

Pin No.	Pin Name	I/O	Description
8	VOUT1	0	Open collector type output pin with an emitter connected to GND. Output current may be up to 50 mA.
9	GND	_	Ground pin
10	OUT2	0	Open collector type output pin with an emitter connected to GND. Output current may be up to 50 mA.
11	DTC2*1	I	Used to set OUT2 pin dead time. VREF voltage is divided by an external resistor and applied to set dead time. Also, a capacitor may be connected between this pin and the GND pin to perform soft start operations.
12	FB2	0	Error amplifier 2 output pin: connect resistor and capacitor between this pin and the –IN2 pin to set gain and adjust frequency characteristics.
13	-IN2	ļ	Error amplifier 2 inverting input pin.
14	SCP*2	_	Time constant setting capacitor connection for timer-latch type short prevention circuit: a capacitor should be connected between this pin and the GND pin. For details, see "■ Setting the Time Constant for the Timer-Latch Type Short Prevention Circuit."
15	OUT3	0	Open collector type output pin for emitter connected to GND. Output current may be up to 50 mA.
16	DTC3*1	I	Used to set OUT3 pin dead time. VREF voltage is divided by an external resistor and applied to set dead time. Also, a capacitor may be connected between this pin and the GND pin to perform soft start operations.
17	FB3	0	Error amplifier 3 output pin: connect resistor and capacitor between this pin and the –IN3 pin to set gain and adjust frequency characteristics.
18	-IN3	I	Error amplifier 3 inverting input pin.
19	CTL	I	Power supply control pin: low level places the IC in standby mode and reduces power consumption to 10 μA or lower. Input level may be driven by TTL or CMOS.
20	Vcc	_	Power supply pin: voltage range is 3.6 to 18 V.

^{*1:} DTC = Dead Time Control

^{*2:} SCP = Short Circuit Protection

■ BLOCK DIAGRAM



■ FUNCTIONAL DESCRIPTIONS

1. Reference Voltage Source

The reference voltage source uses the voltage provided at the power supply pin (pin 20) to generate a temperature-compensated reference voltage ($\cong 2.50 \text{ V}$), which is used as the operating power supply for the internal circuits of the IC. The reference voltage source can be output through the VREF pin (pin 1).

2. Triangular Wave Oscillator

By connecting a timing capacitor and resistor respectively to the C_T pin (pin 2) and R_T pin (pin 3), the oscillator can provide a triangular waveform at any desired frequency.

The waveform has an amplitude of 1.3 V to 1.9 V, and can be connected to the non-inverting input of the on-chip PWM comparator and also output through the C_T pin.

3. Error Amps

The error amps are amplifiers that detect the output voltage of the switching regulator and send the PWM control signal. The common-mode input voltage range is 1.05 V to 1.45 V, so that the voltage applied to the non-inverting input pin as a reference voltage should be either the voltage obtained by dividing the IC reference voltage output (recommended value: VREF/2) or the voltage obtained from the RT pin (1.25 V). The non-inverting input for the error amps 1 and 2 is internally connected to VREF/2 voltage.

Also, a feedback transistor and capacitor can be connected between the error amp output pin and inverting input pin to provide any desired level of loop gain, enabling stable phase compensation.

4. Timer Latch (S-R Latch) Type Short Prevention Circuit

The timer-latch type short prevention circuit detects the output levels from each of the error amps. Whenever one or more error amps produces an output level of 2.1 V or higher, the timer circuit is activated starting the charging of the external protection enabler capacitor.

If the error amp output voltage does not return to normal range before the voltage in this capacitor reaches the transistor's base-emitter junction voltage ($V_{BE} (\cong 0.65 \text{ V})$), the latch circuit will operate to turn the output transistor off and at the same time set the dead time to 100%.

Once the prevention circuit is activated, the power must be switched on again to resume normal operation.

5. Low Input Voltage Fault Prevention Circuit (Under Voltage Lock-Out (UVLO) function)

When power is switched on, excess power or momentary drops in power line current can cause operating faults in the controller IC, which can in turn lead to damage or deterioration in systems.

The low input voltage fault prevention circuit detects the internal reference voltage level with respect to the power supply voltage level and acts to reset the latch circuit, thereby turning the output transistor off and at the same time setting the dead time to 100% and holding the SCP pin (pin 14) at "low." Operation returns to normal when the power supply voltage reaches or exceeds the UVLO threshold voltage level.

6. PWM Comparator

The PWM comparator is a voltage comparator with one inverting and two non-inverting inputs, which acts as a voltage to pulse width converter controlling the on-time of the output pulse according to the input voltage level. When the triangular waveform produced by the oscillator is lower than either the error amp output or the DTC pin voltage, the output transistor is switched on.

It is also possible to use the DTC terminal to provide a soft start function.

7. Output Transistor

The output is open-collector type, with the emitter of the output transistor connected to the GND pin. The power transistor for external switching can carry a base current of up to 50 mA.

8. Power Supply Control

Power supply on/off control is enabled through the CTL pin (pin 19). (In standby mode, power supply current is $10 \,\mu\text{A}$ or less.)

■ SETTING THE TIME CONSTANT FOR THE TIMER-LATCH TYPE SHORT PREVENTION CIRCUIT

Figure 1 shows the configuration of the protection latch circuit.


The output lines from the error amps are each connected to the inverting input lines of the short protection comparator, which constantly compares them with the reference voltage of approximately 2.1 V connected to the non-inverting input.

When load conditions in the switching regulator are stabilized, there is no variation in the output from the error amps, and therefore the short prevention controls are held in equilibrium. In this situation, voltage at the SCP pin (pin 14) is held at approximately 50 mV.

When load conditions change rapidly, as in the case of a load short, high potential signal (greater than 2.1V) from the error amps is input to the inverting signal input of the short protection comparator, and the short protection comparator outputs a "low" level signal. The transistor Q1 is consequently switched off, so that short protection capacitor CPE externally connected to the SCP pin voltage is then charged according to the following formulas.

 $VPE = 50 \ mV + tPE \times 10^{-6}/CPE$ $0.65 = 50 \ mV + tPE \times 10^{-6}/CPE$ $CPE = tPE/0.6 \ (\mu F)$

When the short protection capacitor is charged to a level of approximately 0.65 V, the SR latch is set and the low input voltage fault prevention circuit is enabled, turning the output drive transistor off. At the same time, the dead time is set to 100% and the SCP pin (pin 14) is held "low." This closes the S-R latch input and then discharges the capacitor CPE





■ SETTING OUTPUT VOLTAGE


The following diagrams show the connections used to set the output voltage.

Because the power supply to the error amps is provided by the same reference voltage circuit used for the other internal circuits, the common-mode input voltage range is set at 1.05 V to 1.45 V.

The reference voltage input to the +IN and -IN pins should be set at 1.25 V (VREF/2). The method of connection for channel 1 is different from channel 2 and channel 3. In addition, channel 1 is capable of picking up both positive and negative voltages, while channel 2 and channel 3 can pick up only positive output voltages.








The non-inverting input to the error amps on channel 2 and channel 3 is internally connected to VREF/2, and therefore cannot be configured for inverting output.


	ch-1	ch-2	ch-3
Step up	•	•	•
Step down	•	•	•
Inverting	•	×	×

■ USING THE RT PIN

The triangular waves, as shown in Figure 5, act to set the oscillator frequency by charging and discharging the capacitor connected to the C_T pin using the current value of the resistor connected to the R_T pin.

In addition, when voltage level VREF/2 is output to external circuits from the RT pin, care must be taken in making the external circuit connections to adjust for the fact that I₁ is increased by the value of the current I₂ to the external circuits in determining the oscillator frequency (see Figure 6).






■ TREATMENT OF UNUSED ERROR AMPS


Any error amps that are not used should be handled as follows.

Note that failure to apply proper treatment to error amps will cause the SCP circuit to activate and disable the switching regulator output.


1. Error Amp (channel 1) Not In Use



2. Error Amp (channel 2) Not In Use




3. Error Amp (channel 3) Not In Use



■ TREATMENT OF UNUSED SCP PIN

When the timer latch short protection circuit is not used, the SCP pin should be connected to the GND by the shortest possible path.



■ ABSOLUTE MAXIMUM RATINGS

 $(Ta = +25^{\circ}C)$

Parameter	Symbol Condition		dition	Rat	Unit	
Parameter			Min	Max	O I III	
Power supply voltage	Vcc			_	20	V
Error amp input voltage	Vin		_	-0.3	+10	V
Dead time control input voltage	Vdt		_	-0.3	+2.8	V
Control input voltage	Vctl	_		-0.3	+20	V
Collector output voltage	Vouт	_		_	20	V
Collector output current	Іоит			_	75	mA
Allowable loss	P D*1	Ta ≤ +25°C	SOP Version	_	740*2	mW
Allowable 1055			DIP Version	_	1110	11177
Operating temperature	Тор	_		-30	+85	°C
Storage temperature	Tstg	_		– 55	+125	°C

^{*1:} For operation in conditions where Ta > +25°C, the SOP version should be derated by 7.4 mW/°C, and the DIP version should be derated by 11.1 mW/°C.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Condition	Value			Unit	
Farameter	Syllibol	Condition	Min Typ		Max	Oille	
Power supply voltage	Vcc	_	3.6	6.0	18.0	V	
Error amp input voltage	Vin	_	1.05	_	1.45	V	
Control input voltage	Vctl	_	0	_	18	V	
Collector output voltage	Vouт	_	_	_	18	٧	
Collector output current	Іоит	_	0.3	_	50	mA	
Reference voltage output current	IREF	_	-3	-1	0	mA	
Timing capacitance	Ст	_	150	_	15000	pF	
Timing resistance	R⊤	_	5.1	_	100	kΩ	
Oscillator frequency	fosc	_	1	_	500	kHz	
Operating temperature	Тор		-30	+25	85	°C	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

^{*2:} When mounted on a 4 cm-square dual-sided epoxy board.

■ ELECTRICAL CHARACTERISTICS

 $(Vcc = 6 V, Ta = +25^{\circ}C)$

	Donomotor	Cumbal	Conditions		Value	ν, ια-	
	Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Je	Output voltage	VREF	Ior = −1 mA	2.45	2.50	2.55	V
Reference voltage	Output voltage temperature variation	VRTC	Ta = -30°C to +85°C	-2	±0.2	2	%
) Juce	Input stability	Line	Vcc = 3.6 V to 18 V	_	2	10	mV
efere	Load stability	Load	Ior = -0.1 mA to -1 mA		1	7.5	mV
Re	Short output current	los	VREF = 2 V	-30	-10	-3	mA
2 0	Threshold voltage	VtH	Ior = -0.1 mA	_	2.72	_	V
Je lo	Threshold voltage	VtL	Ior = -0.1 mA	_	2.60	_	V
oltaç uit (l	Hysteresis width	VHYS	Ior = -0.1 mA	80	120	_	mV
Undervoltage lock out circuit (UVLO)	Reset voltage (Vcc)	VR	_	1.5	1.9	_	٧
ion	Input threshold voltage	VtPC	_	0.60	0.65	0.70	V
tect	Input standby voltage	Vstb	No pull-up	_	50	100	mV
pro (P	Input latch voltage	Vin	No pull-up	_	50	100	mV
rcuit pr (SCP)	Input source current	Ibpc	_	-1.4	-1.0	-0.6	μΑ
Short circuit protection (SCP)	Comparator threshold voltage	VtC	Pin 6, pin 12, pin 17	-	2.1	_	V
ave	Oscillator frequency	fosc	$C_T = 330 \text{ pF, RT} = 15 \text{ k}\Omega$	160	200	240	kHz
ar wa	Frequency deviation	fdev	$C_T = 330 \text{ pF, RT} = 15 \text{ k}\Omega$	_	±5	_	%
ıngular wa oscillator	Frequency deviation (Vcc)	fd∨	Vcc = 3.6 V to 18 V	_	±1	_	%
Triangular wave oscillator	Frequency deviation (Ta)	fат	$Ta = -30^{\circ}C \text{ to } +85^{\circ}C$	-4	_	+4	%
ler	Input threshold voltage	V _{t0}	Duty cycle = 0 %	1.05	1.3	_	V
ıtrol	Input threshold voltage	Vt100	Duty cycle = 100 %	_	1.9	2.25	V
ime cor (DTC)	ON duty cycle	Dtr	$V_{dt} = V_R/1.45 V$	55	65	75	%
time (D)	Input bias current	l bdt	_		0.2	1	μΑ
Dead time controller (DTC)	Latch mode sink current	ldt	$V_{dt} = 2.5 V$	150	500	_	μΑ
ă	Latch input voltage	Vdt	$I_{dt} = 100 \mu A$	_		0.3	V

MB3782

(Continued)

 $(Vcc = 6 V, Ta = +25^{\circ}C)$


	Parameter	Symbol	Conditions	Value			Unit
	raiametei	Syllibol	Conditions	Min	Тур	Max	Oille
	Input offset voltage	Vio	Vout = 1.6 V	-6	_	6	mV
	Input offset current	lio	Vout = 1.6 V	-100	_	100	nA
	Input bias current	lв	Vout = 1.6 V	-500	-100	_	nA
	Common mode input voltage range	Vicr	Vcc = 3.6 V to 18 V	1.05	_	1.45	V
sd	Voltage gain	Av	_	70	80	_	dB
am	Frequency bandwidth	BW	Av = 0 dB	_	0.8	_	MHz
Error amps	Common mode rejection ratio	CMRR	_	60	80	_	dB
	Maximum output voltage	Vом+	_	VREF -0.3	_	_	V
	range	Vом-	_	_	0.7	0.9	V
	Output sink current	Іом+	Vout = 1.6 V	_	1.0	_	mA
	Output source current	Іом-	Vout = 1.6 V		-60		μΑ
or	[Input threshold voltage	V _{t0}	Duty cycle = 0 %	1.05	1.3	_	V
PWM comparator	input tilleshold voltage	Vt100	Duty cycle = 100 %	_	1.9	2.25	V
PV	Input sink current	lin+	Pin 6, pin 12, pin 17	_	1.0	_	mA
8	Input source current	lın-	Pin 6, pin 12, pin 17	_	-60	_	μΑ
0 ~	Input OFF conditions	Voff	_	_	_	0.7	V
Control	Input ON conditions	Von	_	2.1	_	_	V
υn	Control pin current	Ість	Vctl = 10 V	_	200	400	μΑ
put	Output leak current	Leak	Vout = 18 V	_	_	10	μΑ
Output block	Output saturation voltage	Vsat	Іоит = 50 mA	_	1.1	1.4	V
Entire device	Standby current	Iccs	VCTL = 0 V	_		10	μΑ
Eni	Average feed current	ICCa	VCTL = Vcc, no output load	_	2.1	3.2	mA

Notes: • Voltage control on channel 1 may be positive or negative.


• VREF/2 output can be obtained from the RT pin.

[•] The non-inverting input to the error amps on channel 2 and channel 3 is internally connected to VREF/2, and therefore voltage control is positive only.


■ TEST CIRCUIT




■ TIMING CHART (INTERMAL WAVEFORMS)





■ EXAMPLE OF APPLICATION




■ TYPICAL CHARACTERISTICS CURVES











■ APPLICATIONS

Concerning Equivalent Series Resistance and Stability of Smoothing Capacitors

In DC/DC converters, the equivalent series resistance value (ESR) of smoothing capacitors has a major influence on loop phase characteristics.


The ESR is a means by which phase characteristics approximate phase relationships to ideal capacitors in high-frequency bands (see Graph 1), thus improving system stability. At the same time, the use of smoothing capacitors with low ESR reduces system stability, so that care must be taken when using semiconductor electrolytic capacitors (OS capacitors) or tantalum capacitors with low ESR.






· Reference data

Changing the smoothing capacitor from an aluminum electrolytic capacitor (RC \cong 1.0 Ω) to a lower-ESR semi-conductor electrolytic capacitor (OS capacitor: RC \cong 0.2 Ω) decreases the phase margin (see Graphs 2, 3).





MB3782


■ NOTES ON USE

- Take account of common impedance when designing the earth line on a printed wiring board.
- Take measures against static electricity.
 - For semiconductors, use antistatic or conductive containers.
 - When storing or carrying a printed circuit board after chip mounting, put it in a conductive bag or container.
 - The work table, tools and measuring instruments must be grounded.
 - The worker must put on a grounding device containing 250 k Ω to 1 M Ω resistors in series.
- Do not apply a negative voltage
 - Applying a negative voltage of -0.3 V or less to an LSI may generate a parasitic transistor, resulting in malfunction.


■ ORDERING INFORMATION

Part number	Package	Remarks		
MB3782P	Plastic DIP, 20 pin (DIP-20P-M01)			
MB3782PF	Plastic SOP, 20 pin (FPT-20P-M01)			

■ PACKAGE DIMENSIONS



MB3782



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0309

© FUJITSU LIMITED Printed in Japan