# Linear IC Converter CMOS D/A Converter for Digital Tuning (12-channel, 8-bit, on-chip OP amp., low-voltage)

# MB88146A

### DESCRIPTION

The MB88146A is an 8-bit D/A converter with twelve built-in channels. The 12 analog outputs each have a builtin OP amplifier with large current drive-capability.

The data input/output format is CS (chip select) with serial bus connection available.

A built-in 12-bit I/O expander enables serial  $\leftrightarrow$  parallel conversion (8 of the 12 bits can also be used for analog output).

This product can be used for microcontroller port expansion, electronic level adjustment, replacement of semifixed resistance for tuning, etc.

### FEATURES

- Ultra low power consumption (1.2 mW/chl: typical)
- Ultra compact package
- Built-in 12-channel R-2R type 8-bit D/A converter
- Built-in 12-bit I/O expander (8 bits also function as analog output)
- Built-in analog output amplifier (sink current 1.0 mA maximum, source current 1.0 mA maximum)
- Built-in power-on detection circuit (initialized at detection of VccD power-on)
- MCU interface compatible with 3 V to 5 V systems
- Power divided into MCU interface power supply (VccD) and OP amplifier power supply (VccA), D/A converter power supply (VccD)
- Analog output capability from 0 V to VccA
- Serial data I/O operates to maximum of 2.5 MHz (in cascade connection, up to 2.5 MHz when VccD = 5 V, up to 1.5 MHz when VccD = 3 V)
- CMOS process
- Choice of two packages: SDIP-24 pin and SSOP-24 pin.

#### PACKAGES



### ■ PIN ASSIGNMENT



2

### ■ PIN DESCRIPTION

Pin no.	Pin name	Description
1 to 4	AO <sub>1</sub> to AO <sub>4</sub>	D/A converter analog output pins (VDD to GND output). (Default: output #00 setting level)
5 to 12	D11/AO5 to D4/AO12	These pins may be used either as I/O expander parallel input/output (VccA/ GND output 0.5 VccA/0.2 VccA input) or D/A converter analog output (Vbb to GND output). Pin status is controlled by input data. See "■Data Configuration". (Default: Input mode, Hi-Z state)
13	Vdd*1	D/A converter reference power pin.
14	VccD*1	MCU interface power supply pin (power supply for I/O expander).
15 to 18	D <sub>3</sub> toD <sub>0</sub>	<ul> <li>I/O expander parallel input/output pins.</li> <li>(VccD/GND output: When VccD ≥ 4.0 V, 0.5 VccD/0.2 VccD input, When VccD &lt; 4.0 V, 2 V/0.2 VccD input)</li> <li>Pin status is controlled by input data. See "■Data Configuration." (Default: Input mode, Hi-Z state)</li> </ul>
19	CLK*2	Shift clock signal input pin. When $\overline{CS} = $ "L," SI data is loaded into the shift register at the rising edge of the shift clock.
20	SI*2	Data input pin (serial input pin). Used for 16-bit serial data input.
21	SO	Data output pin (serial output pin). The first bit (LSB) data of the 16-bit shift register is output simultaneously with the falling edge of the shift clock. When CS output = "H," this pin goes to high impedance state.
22	CS*2	Chip select signal input pin. Input to shift registers is enabled when the $\overline{CS}$ signal falling edges. Shift register contents can be executed when the $\overline{CS}$ signal rising edges.
23	VccA*1	Analog unit power supply pin (OP amplifier power supply).
24	GND	Common GND pin.

\*1: Be sure that VccA  $\geq$  VccD, and that VccA  $\geq$  VDD. \*2: Do not leave this pin in floating state.

■ BLOCK DIAGRAM



### ■ DATA CONFIGURATION

### 1. Data Configuration



#### 2. Channel Select

D3	D2	D1	D0	Function
0	0	0	0	Don't Care/special function
0	0	0	1	AO <sub>1</sub> selected
0	0	1	0	AO <sub>2</sub> selected
to	to	to	to	to
1	0	1	1	AO11 selected
1	1	0	0	AO <sub>12</sub> selected
1	1	0	1	I/O expander (serial $\rightarrow$ parallel)
1	1	1	0	I/O expander (parallel $\rightarrow$ serial)
1	1	1	1	Expander status register (ESR)

#### 3. Setting Data

DF	DE	DD	DC	DB	DA	D9	D8	D7	D6	D5	D4	Analog output voltage level
×	×	×	×	×	×	×	×	0	0	0	0	Don't Care
to	Don't Care											
×	×	×	×	×	×	×	×	1	0	1	1	Don't Care
0	0	0	0	0	0	0	0	1	1	0	0	GND (all channels)
0	0	0	0	0	0	0	1	1	1	0	0	$V_{DD}/256 \times 1$ (all channels)
0	0	0	0	0	0	1	0	1	1	0	0	$V_{DD}/256 \times 2$ (all channels)
to												
1	1	1	1	1	1	1	0	1	1	0	0	$V_{DD}/256 \times 254$ (all channels)
1	1	1	1	1	1	1	1	1	1	0	0	$V_{DD}/256 \times 255$ (all channels)
×	×	×	×	×	×	×	×	1	1	0	1	Hi-Z (I/O expander state)*
×	×	×	×	×	×	×	×	1	1	1	0	Reset (state when power is ON)
×	×	×	×	×	×	×	×	1	1	1	1	Don't Care

• Don't Care/special function (Channel select = "0000")

×: Don't care \*: Hi-Z output on all channels of AO5 through AO12

DF	DE	DD	DC	DB	DA	D9	D8	D7	D6	D5	D4	Analog output voltage level
0	0	0	0	0	0	0	0	0	0	0	0	GND
0	0	0	0	0	0	0	1	0	0	0	0	Vdd/256 × 1
0	0	0	0	0	0	1	0	0	0	0	0	$V_{DD}/256 \times 2$
0	0	0	0	0	0	1	1	0	0	0	0	Vdd/256 × 3
to												
1	1	1	1	1	1	0	1	0	0	0	0	Vdd/256 × 253
1	1	1	1	1	1	1	0	0	0	0	0	Vdd/256 × 254
1	1	1	1	1	1	1	1	0	0	0	0	Vdd/256 × 255
×	×	×	×	×	×	×	×	0	0	0	1	Hi-Z (I/O expander state)*
×	×	×	×	×	×	×	×	0	0	1	0	Don't Care
to	Don't Care											
×	×	×	×	×	×	×	×	1	1	1	1	Don't Care

• D/A Converter (Channel select = "0001" to "1100")

 $\times:$  Don't care  $\quad$  \*: Only AO5 through AO12 output is valid

• I/O Expander [Channel select = "1101"]: Serial  $\rightarrow$  Parallel Conversion

Performs parallel conversion of data bits D4 to DF for output on pins D<sub>0</sub> to D<sub>11</sub>. Note that only those pins designated for output in the ESR (expander status register) are output.

Shift register

DF	DE	DD	DC	DB	DA	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$	$\downarrow$					
D11	<b>D</b> 10	D9	D <sub>8</sub>	D7	D <sub>6</sub>	D5	D4	Dз	D <sub>2</sub>	D1	$D_0$	Para	allel I	/O pir	าร (อเ	utput state)

• I/O Expander [Channel select = "1110"]: Parallel  $\rightarrow$  Serial Conversion

Writes data from Do to D11 pins to bits D4 to DF in the shift register.

Data is output to the SO pin on the shift clock (CLK) signal (The first 4 bits output data D0 to D3, so the converted output should be read as data bits 5 through 16.).

Note that the data value is "0" for pins designated for output in the ESR (expander status register) as well as analog output pins.

Shift register

⇒	DF	DE	DD	DC	DB	DA	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$	$\uparrow$					
	D11	<b>D</b> 10	D9	D <sub>8</sub>	D7	D <sub>6</sub>	D₅	D4	D₃	D <sub>2</sub>	D1	D <sub>0</sub>	Para	llel I/	O pin	s (ou	tput state)

• Expander Status Register [Channel select = "1111"]

Shift register

⇒	DF	DE	DD	DC	DB	DA	D9	D8	D7	D6	D5	D4	ESR
	$\downarrow$												
	<b>D</b> 11	<b>D</b> 10	D۹	D8	D7	D6	D5	D4	Dз	D2	D1	Do	

This register sets the status of each pin.

Setting	Pin status
"O"	<ul> <li>Input standby status (Hi-Z output)</li> <li>D<sub>11</sub> to D<sub>4</sub> pins used for analog output should be set to "0."</li> </ul>
"1"	Output state

Pin	State
AO1 to AO4	"L" output
D11/AO5 to D4/AO12	Hi-Z state (input state)
D <sub>3</sub> to D <sub>0</sub>	Hi-Z state (input state)

Note: After power VccD is turned on, the state of pins and registers is as follows.

Register	State
Shift register	Bits DF to D8 are "0," and D7 to D0 are not defined (retain prior state).
D/A register	All reset to "0."
Parallel output register	Not defined (retain prior state).
Expander status register (ESR)	All reset to "0."

• ESR settings have priority in determining pin states. Switching between input standby state and analog output state is enabled even when the ESR value is "1." When the ESR value returns to "0", the pin returns to its previously defined state.

• In input standby state with AO set for Hi-Z output, the AO output setting can be used for transition to AO output state.

#### ABSOLUTE MAXIMUM RATINGS

Deremeter	Symbol	Conditions	Rat	ing	Unit	
Parameter	Symbol	Conditions	Min.	Max.	Unit	
	VccA		-0.3	+7.0	V	
Power supply voltage	VccD	Based on GND (Ta = +25°C)	-0.3	VccA*	V	
	Vdd	(14 120 0)	-0.3	VccA*	V	
Input voltage 1	Vin1	SI, CLK, <del>CS</del> ,	-0.3	VccD + 0.3	V	
Output voltage 1	Vout1	SO, D <sub>0</sub> to D <sub>3</sub>	-0.3	VccD + 0.3	V	
Input voltage 2	Vin2		-0.3	VccA + 0.3	V	
Output voltage 2	Vout2	D4 10 D11	-0.3	VccA + 0.3	V	
Power consumption P <sub>D</sub>		_		250	mW	
Operating temperature	Та	_	-20	+85	°C	
Storage temperature	Tstg	_	-55	+150	°C	

\* : VccA  $\geq$  VccD, VccA  $\geq$  Vdd

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### ■ RECOMMENDED OPERATING CONDITIONS

Deremeter	Symbol	Conditions		Value					
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit			
	VccA	—	4.5	5.0	5.5	V			
Dowor oupply yoltogo	VccD	$VccA \geqq VccD$	2.7	_	VccA	V			
Power supply voltage	Vdd	$V_{CC}A \ge V_{DD}$	2.0		VccA	V			
	GND			0		V			
Analog output ourrent	IAL	Source current			1.0	mA			
Analog output current	Іан	Sink current			1.0	mA			
Oscillation limit output capacity	Сог		—	_	1.0	μF			
Operation temperature	Та		-20		+85	°C			

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

### ■ ELECTRICAL CHARACTERISTIC

#### 1. DC Characteristics

#### (1) Digital section

Demonster	Cumb al	<b>D</b> :	O an alitian a		Value		11
Parameter	Symbol	Fin name	Conditions	Min.	Тур.	Max.	Unit
Power supply voltage	VccD		—	2.7	5.0	5.5	V
Power supply current	IccD	VccD	CLK =1 MHz, (Unloaded)		0.2	0.5	mA
Standby current	IccS	VCCD	CLK, SI, <del>CS</del> Stop V <sub>in</sub> = V <sub>CC</sub> D or GND	-10	_	+10	μΑ
Input leak current	IILK1		V <sub>in</sub> = 0 to VccD	-10	—	+10	μA
"H" lovel input veltage	Muse	CL <u>K,</u> SI,	$VccD \ge 4.0 V$	0.5  imes VccD	_		V
TT level input voltage	VIHI	D₀ to D₃	VccD < 4.0 V	2.0		_	V
"L" level input voltage	VIL1				—	0.2  imes VccD	V
High-impedance leak current	Іоік	SO	$V_{in} = 0$ to $V_{CC}D$	-10	—	+10	μΑ
"H" level output voltage	Vон1	SO,	Iон = -0.4 mA	VccD-0.4		—	V
"L" level output voltage	Vol1	D <sub>0</sub> to D <sub>3</sub>	IoL = 2.5 mA			0.4	V

#### (VccD $\leq$ VccA, Ta = -20°C to +85°C)

#### (2) D/A converter section

(VccA = 5 \	∕ ± 10%,	Ta = -20°C	to +85°C)
-------------	----------	------------	-----------

Deremeter	Symbol	Pin name	Conditions		Unit		
Parameter			Conditions	Min.	Тур.	Max.	Unit
Power supply voltage	Vdd	\/	$V_{DD} \leqq V_{CC}A$	2.0	5.0	5.5	V
Power supply current	ldd	VDD	$V_{DD} \leqq V_{CC}A$	—	1.2	2.5	mA
Resolution	Res		Lipload		8	_	bits
Monotonic increase	Rem		$V_{DD} = V_{CC}A - 0.1 V$		8	—	bits
Nonlinearity error	LE	AO1 to AO12	Digital value: #06	-1.5		+1.5	LSB
Differential linearity error	DLE			-1.0	—	+1.0	LSB

Nonlinearity error:	Deviation (error) in input/output curves with respect to an ideal straight line connecting output voltage at "06" and output voltage at "FF."
Differential linearity error:	Deviation (error) in amplification with respect to theoretical increase in amplification per 1-bit increase in digital value.



Note: The value of V\_{AOH} and V\_{DD}, and the value of V\_{AOL} and GND are not necessarily equivalent.

#### (3) Operational Amplifier/Analog output section

 $(V_{DD} = V_{CC}A = 5.0 \text{ V}, \text{ Ta} = -20^{\circ}\text{C to } +85^{\circ}\text{C})$ 

Parameter	Symbol	Din nomo	Conditions	Value			Unit
Farameter	Symbol	Fin name	Conditions	Min.	Тур.	Max.	Unit
Power supply voltage	Vcca		—	4.5	5.0	5.5	V
Power supply current	Ісса	VccA	#80 setting (Unloaded)	—	1.0	3.7	mA
Input leak current	IILK2		$V_{in} = 0$ to $V_{CC}A$	-10	—	+10	μA
"H" level digital input voltage	VIH2		_	$0.5  imes V_{CC}A$	—		V
"L" level digital input voltage	VIL2	D4 to D11	_	—	—	$0.2 \times VccA$	V
"H" level digital output voltage	Vон2		Іон = -0.4 mA	VccA-0.4	_		V
"L" level digital output voltage	Vol2		DL2 IOL = 2.5 mA — —		0.4	V	
Analog output minimum voltage 1	VAOL1		I <sub>AL</sub> = 0 A #00 setting	GND	—	0.1	V
Analog output minimum voltage 2	V <sub>AOL2</sub>		I <sub>AL</sub> = 0.5 mA #00 setting	-0.2	GND	0.2	V
Analog output minimum voltage 3	Vaol3	AO1 to AO12	I <sub>AH</sub> = 0.5 mA #00 setting	GND	—	0.2	V
Analog output minimum voltage 4	VAOL4		I <sub>AL</sub> = 1.0 mA #00 setting	-0.3	GND	0.3	V
Analog output minimum voltage 5	VAOL5		I <sub>AH</sub> = 1.0 mA #00 setting	GND	—	0.3	V
Analog output maximum voltage 1	Vaoh1		I <sub>AL</sub> = 0 A #FF setting	VccA-0.1	_	VccA	V
Analog output maximum voltage 2	Vaoh2		I <sub>AL</sub> = 0.5 mA #FF setting	VccA-0.2	—	VccA	V
Analog output maximum voltage 3	Vаонз	AO1 to AO12	I <sub>AH</sub> = 0.5 mA #FF setting	VccA-0.2	VccA	VccA+0.2	V
Analog output maximum voltage 4	Vаон4		I <sub>AL</sub> = 1.0 mA #FF setting	VccA-0.3	_	VccA	V
Analog output maximum voltage 5	Vaoh5		I <sub>AH</sub> = 1.0 mA #FF setting	VccA-0.3	VccA	VccA+0.3	V

Note: IAH: Analog output sink current IAL: Analog output source current

#### 2. AC Characteristics

• For operation at VccD = 5.0 V

Devementer	Symbol		Value			11	
Parameter	Symbol	Conditions	Min.	Тур.	Max.		
Clock "L" level pulse width	<b>t</b> cĸ∟	—	200	_	—	ns	
Clock "H" level pulse width	tскн	—	200	_	—	ns	
Clock rise time	<b>t</b> Cr	—		_	200	ns	
Clock fall time	tcr	—	_		200	ns	
Serial input setup time	<b>t</b> ssu	—	30	_	—	ns	
Serial input hold time	tsнd	—	60	_	—	ns	
Serial output delay time	tsod	See "Load condition 1"	0	80	170	ns	
CS input setup time	<b>t</b> csu	—	100	_	—	ns	
CS hold time	tссн	—	200	_	—	ns	
CS "H" level hold time	tсsн	—	100	_	—	ns	
Data output enable time	tso	—		_	200	ns	
Data output float time	<b>t</b> soz	—		_	200	ns	
Parallel input setup time	<b>t</b> PSU	—	30	_	—	ns	
Parallel input hold time	<b>t</b> PHD	—	60	_	—	ns	
Parallel output delay time	<b>t</b> POD	See "Load condition 1"		100	170	ns	
Analog output delay time	<b>t</b> aod	See "Load condition 2"		30	100	μs	
Power supply rise time	tR		—	_	50	ms	
Power-on reset non-startup power supply variation	$\Delta V_{R}$	_	-10		10	V/µs	

For operation at VccD = 3.0 V \*1

#### $(V_{CC}D = 3.0 \text{ V}, \text{ Ta} = -20^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Conditions	Value		Unit	
Falanieter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Serial output delay time	tsod	See "Load condition 1"*2	0	120	300	ns
Parallel output delay time	<b>t</b> POD	See "Load condition 2"*3	_	120	300	ns

\*1: Items not listed are identical to characteristics for  $V_{CC}D = 5.0$  V.

\*2: Cascade connection enabled at 1.5 MHz.

\*3: Applied to D0 to D3 operating at VccD.



• Input/Output Timing (CS method)



The decision level for CLK, SI,  $\overline{CS}$ , SO, and D<sub>0</sub> to D<sub>3</sub> is 80% and 20% of V<sub>Cc</sub>D. The decision level for D<sub>4</sub> to D<sub>11</sub> is 80% and 20% of V<sub>Cc</sub>A, and for AO<sub>1</sub> to AO<sub>12</sub> is 90% and 10% of V<sub>Cc</sub>A.

#### • Power Supply Timing



#### 3. Analog Output Noise Characteristic

 $(V_{DD} = V_{CC}D = V_{CC}A = 5.0 \text{ V}, \text{ Ta} = +25^{\circ}\text{C})$ 

Deremeter	Cumb al	Conditions	Measurement		11		
Parameter	Symbol	Conditions	condition	Min.	Тур.	Max.	Unit
Digital supply noise reduction ratio	Psrd	fnoise = 1 kHz	1	_	—	20	dB
Analog supply noise reduction ratio	Psra	fnoise = 1 kHz	1			20	dB
D/A supply noise reduction ratio	Psrda	fnoise = 1 kHz	1	_	_	0	dB
Operating noise	V <sub>N1</sub>	<ul> <li>During serial transfer</li> <li>During analog operation</li> <li>During Hi-Z commands. See "Operating Noise V<sub>N1</sub>."</li> </ul>	2	-30		30	mV
I/O expander operating noise 1	V <sub>N2</sub>	<ul> <li>Serial → parallel conversion See "I/O Expander Operating Noise 1 V<sub>N2</sub>." During digital-only pin operation</li> <li>During parallel → serial conversion</li> <li>ESR setting During digital input/digital output switching</li> </ul>	2	-30		30	mV
I/O expander operating noise 2	V <sub>N3</sub>	<ul> <li>During serial → parallel conversion See "I/O Expander Operating Noise 2 V<sub>N3</sub>." During digital/analog capable pin operation</li> <li>ESR setting During digital output/digital output switching</li> </ul>	2	-0.1		0.1	V



#### Analog Output Noise Description

CLK	
SI	Analog operation commands HirZ commands
<u>CS</u>	
AO×	Analog output
D11/AO5	
D <sub>0</sub> /AO <sub>12</sub>	
AO <sub>1</sub> to	
- HI-2 state	e = digital input state.
HI-2 state Expander O Noise to ar digital-only	e = digital input state. Deration Noise 1 V <sub>N2</sub> halog output during parallel $\rightarrow$ serial conversion commands, serial $\rightarrow$ parallel conversion command f pins, or ESR setting commands for switching between digital input and digital output.
THI-2 state	e = digital input state. Deration Noise 1 V <sub>N2</sub> halog output during parallel $\rightarrow$ serial conversion commands, serial $\rightarrow$ parallel conversion command f pins, or ESR setting commands for switching between digital input and digital output.
THI-2 state	$peration Noise 1 V_{N2}$ halog output during parallel → serial conversion commands, serial → parallel conversion command fights, or ESR setting commands for switching between digital input and digital output.
THI-2 state	e = digital input state. Deration Noise 1 V <sub>N2</sub> halog output during parallel → serial conversion commands, serial → parallel conversion command f pins, or ESR setting commands for switching between digital input and digital output.
THI-2 state	$peration Noise 1 V_{N2}$ halog output during parallel → serial conversion commands, serial → parallel conversion command for pins, or ESR setting commands for switching between digital input and digital output.
THI-2 state	e = digital input state. Deration Noise 1 V <sub>N2</sub> halog output during parallel → serial conversion commands, serial → parallel conversion command f pins, or ESR setting commands for switching between digital input and digital output. Parallel → serial conversion, serial → parallel conversion, ESR setting commands Parallel output Parallel output
THI-2 state	e = digital input state.
THI-2 state	e = digital input state.

#### (Continued)



#### ■ DATA INPUT/OUTPUT TIMING

#### MB88146A Data Input/Output Timing (Serial Bus Format)

• D/A converter operation, and I/O expander (serial  $\rightarrow$  parallel conversion) operation, and ESR writing operation.



Data input is enabled at the falling edge of the  $\overline{CS}$  signal. 16-bit data is input, and the shift register command is executed at the rising edge of  $\overline{CS}$ .

In D/A converter operation, the analog output selected at the rising edge of  $\overline{CS}$  is the conversion result. In serial  $\rightarrow$  parallel conversion, the digital output selected at the rising edge of  $\overline{CS}$  is the conversion result. In ESR write operation, ESR data is set and pin status determined at the rising edge of  $\overline{CS}$ .



• I/O expander (parallel  $\rightarrow$  serial conversion) operation

Data input is enabled at the falling edge of the  $\overline{CS}$  signal. 16-bit data (parallel  $\rightarrow$  serial conversion commands) is input and commands accepted at the rising edge of  $\overline{CS}$ . At the falling edge of  $\overline{CS}$ , data from the parallel input is loaded into bits D4 to DF of the shift register, and output from the SO pin timed to the falling edge of the CLK signal.

### ■ USAGE PRECAUTIONS

#### 1. Preventing Latch-Up

A condition known as "latch-up" may occur when the input or output pins of a CMOS IC device are exposed to voltages higher then V<sub>CC</sub>D or V<sub>CC</sub>A or lower than GND voltage, or when voltages are applied to the device in excess of rated values for V<sub>CC</sub>D, V<sub>CC</sub>A, or V<sub>DD</sub> to GND voltages. Latchup produces a rapid increase in power supply current, and may result in thermal destruction of elements. Users should take sufficient precautions to ensure that absolute maximum ratings are not exceeded at any time during use.

#### 2. Power Supply Pins

The power supply should be connected to the VccD, VccA, VDD, and GND terminals of the MB88146A with as low an impedance as possible.

In addition, it is recommended that ceramic capacitors or approximately 0.1  $\mu$ F be connected as bypass capacitors between the V<sub>CC</sub>D, V<sub>CC</sub>A, and V<sub>DD</sub> terminals and the GND terminals.

#### ORDERING INFORMATION

Part number	Package	Remarks
MB88146AP	24-pin Plastic DIP (DIP-24P-M02)	
MB88146APFV	24-pin Plastic SSOP (FPT-24P-M03)	

#### PACKAGE DIMENSIONS





# FUJITSU LIMITED

For further information please contact:

#### Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-8588, Japan Tel: 81(44) 754-3763 Fax: 81(44) 754-3329

http://www.fujitsu.co.jp/

#### North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, USA Tel: (408) 922-9000 Fax: (408) 922-9179

Customer Response Center *Mon. - Fri.: 7 am - 5 pm (PST)* Tel: (800) 866-8608 Fax: (408) 922-9179

http://www.fujitsumicro.com/

#### Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 D-63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

http://www.fujitsu-ede.com/

#### Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE LTD #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

http://www.fmap.com.sg/

F9811 © FUJITSU LIMITED Printed in Japan

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.