Linear IC Converter cmos

D/A Converter for Digital Tuning (Compatible with I²C Bus)

MB88141A

■ DESCRIPTION

The FUJITSU MB88141A is an 8-bit D/A converter with 12 built-in channels.

The 12 analog output channels have built-in OP Amps, providing large current drive capability.

Data input is compatible with I²C specifications, and is controlled by two control lines.

The built-in I/O expander function allows the MB88141A to be controlled by devices incompatible with I²C bus specifications (provides conversion between I²C serial and 8- or 4-bit parallel I/O).


The MB88141A is ideal for replacing electronic knob or pre-set variable resistance tuning devices.

■ FEATURES

- Ultra-low power consumption (0.9 mW/channel Typ.)
- Ultra-compact package
- Built-in 12-channel R-2R type 8-bit D/A converter
- Built-in analog output amplifier (maximum sink current 1.0 mA, maximum source current 1.0 mA)
- Analog output range 0 V to Vcc

(Continued)

PACKAGES




"Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specification as defined by Philips."

(Continued)

- 5 V single power supply
- Power supply/GND for MCU interface and OP Amp is separate from power supply/GND for D/A converter
- Power supply for D/A converter is divided into two systems for V_{DDI}/V_{SSI} (AO1 to AO4) and V_{DD2}/V_{SS2} (AO5 to AO12), allowing separate level settings for each system
- Compatible with serial data input, I²C specifications
- Built-in I/O expander function (converts between I²C serial and 8-or 4-bit parallel)
- CMOS process
- Packages : DIP 24-pin, SOP 24-pin, SSOP 24-pin

■ PIN ASSIGNMENT




■ PIN DESCRIPTION

Pin no.	Symbol	Circuit Type	I/O	Description
21	SDA	С	I/O	I ² C bus data input/output pin (hysteresis input). Outputs the acknowledge signal.
20	SCL	В	I	I ² C bus shift clock input pin (hysteresis input) .
19	MOD	А	I	D/A converter and I/O expander mode switching pin. *1, *2 Input "L" to operate as a D/A converter, "H" to operate as I/O expander and D/A converter.
16 17 18	CS0 CS1 CS2	А	I	These pins set the lower 3 bits of the slave address. *1 This allows up to eight MB88141A chips to be used on the same bus line.
1 2 3 4	AO1 AO2 AO3 AO4	D	0	8-bit D/A outputs with OP Amp. *2
5 6 7 8 9 10 11 12	AO5/D7 AO6/D6 AO7/D5 AO8/D4 AO9/D3 AO10/D2 AO11/D1 AO12/D0	E	I/O	8-bit D/A outputs with OP Amp. *2 In I/O expander operation, these pins function as parallel data input/output pins.
13	VCC	Power supply	_	Power supply pin for digital circuits and OP Amp.
24	GND	GND	_	GND pin for digital circuits and OP Amp.
22	VDD1	Power supply	_	Reference power supply pin for D/A converter (H) . AO1 to AO4.
23	VSS1	Power supply	_	Reference power supply pin for D/A converter (L) . AO1 to AO4.
15	VDD2	Power supply	_	Reference power supply pin for D/A converter (H) . AO5 to AO12.
14	VSS2	Power supply		Reference power supply pin for D/A converter (L) . AO5 to AO12.

^{*1:} The MOD and CS0-CS2 pins should be used with fixed level input.

^{*2:} When using the I/O expander function together with the D/A converter function, take care that D/A converter output precision is within a range that will not affect overall system operation.

■ BLOCK DIAGRAM




■ I/O CIRCUIT TYPE


Туре	Circuit	Remarks
А	Pch Tr Nch Tr Digital input	Input dedicated pin
В	Pch Tr Nch Tr Digital input	Input dedicated pin • I ² C bus pin • Hysteresis input
С	Pch Tr Nch Tr Digital output Digital input	Input/output pin • I²C bus pin • Hysteresis input • N-ch open drain output
D	Pch Tr Analog output Nch Tr Analog output Analog feedback	Analog output pin

(Continued)

(Continued)



Note: Circuit types B and C are I²C bus pins. Caution should be taken in using these pins because when the VCC power is off current from the I²C bus line power supply VCCS can enter the VCC side of the device power supply.



■ DATA CONFIGURATION

The MB88141A has the following data configuration the two operating modes (D/A converter (12-channel) and I/O expander plus D/A converter), selected by the MOD pin.

1. For D/A Converter (12-channel) Operation (MOD = "L")

(1) I2C Bus Format

First	S6——►S0	R/W		C7——►C0		D7——►D0		Last
S	Slave address (7 bits)	0	Α	Channel selection (8 bits)	Α	D/A data (8 bits)	Α	Р

: Sent from master device : Sent from MB88141A (slave device)

S : "Start" condition P : "Stop" condition A : "Acknowledge" output

(2) Slave Address Comparison (7 bits)

	Slave address input (7 bits)											
S6	S5	S4	S3	S2	S1	S0						
1	0	0	1	0	0	0						
1	0	0	1	0	0	1						
1	0	0	1	0	1	0						
1	0	0	1	0	1	1						
1	0	0	1	1	0	0						
1	0	0	1	1	0	1						
1	0	0	1	1	1	0						
1	0	0	1	1	1	1						

Ir	iterna	lly fixe	ed	Exte	ernally	set
CS6	CS5	CS4	CS3	CS2	CS1	CS0
1	0	0	1	0	0	0
1	0	0	1	0	0	1
1	0	0	1	0	1	0
1	0	0	1	0	1	1
1	0	0	1	1	0	0
1	0	0	1	1	0	1
1	0	0	1	1	1	0
1	0	0	1	1	1	1

Address comparison: Operates only for devices whose own slave address (internally fixed CS6 to CS3 and externally set CS2 to CS0) matches the slave address input value.

(3) R/W Selection (1 bit)

Fixed at "0" (the D/A converter performs write operations only) .

(4) Channel Selection (8 bits)

C7	C6	C 5	C4	C 3	C2	C1	C0	Channel select	
×	×	×	×	0	0	0	0	All channels selected *1	
×	×	×	×	0	0	0	1	AO1 selected	
ł	≀	1	ì	≀	ì	ł	≀	l	
×	×	×	×	1	1	0	0	AO12 selected	
×	×	×	×	1	1	0	1	Don't Care	
×	×	×	×	1	1	1	0	Don't Care	
×	×	×	×	1	1	1	1	All channels selected *2	

× : Don't Care

*1: The 1 byte of data following the channel selection is set on all channels (all channels set to same data value) .

ſ	S	Slave address (7 bits)	0	Α	X X X X 0 0 0 0	Α	D/A data (8 bits)	Α	Р
- 1	0	Clave address (7 bits)	0	١,,	XXXXXXXX	<i>,</i> ,	Dirit data (0 bits)		•

*2: The 12 bytes of data following the channel selection are set on all channels (all channels set to separate data values) .

.5	Slave ddress	0	Α	X X X X1 1 1 1	Α	AO1 data	Α		AO12 data	Α	Р	
----	-----------------	---	---	----------------	---	----------	---	--	-----------	---	---	--

	: Sent from master device		: Sent from MB88141A (slave device)
--	---------------------------	--	-------------------------------------

S: "Start" condition P: "Stop" condition A: "Acknowledge" output

Note: Setting will repeat, continuing in order from ch1, until the start and stop conditions are acknowledged.

(5) D/A Data (8 bits)

D7	D6	D5	D4	D3	D2	D1	D0	D/A output			
0	0	0	0	0	0	0	0	≅ Vss			
0	0	0	0	0	0	0	1	≅ (V _{REF} / 256) × 1 + V _{SS}			
0	0	0	0	0	0	1	0	≅ (VREF / 256) × 2 + Vss			
1	≀	≀	≀	l	ł	≀	1	ì			
1	1	1	1	1	1	1	0	\cong (VREF / 256) \times 254 + Vss			
1	1	1	1	1	1	1	1	\cong (Vref / 256) \times 255 + Vss			

Note: $V_{\text{REF}} = V_{\text{DD}} - V_{\text{SS}}$

2. For D/A Converter + I/O Expander Operation (MOD = "H")

(1) I2C Bus Format

First	S6——►S0	R/W		D7 → D0		Last			
S	Slave address (7 bits)	1	Α	Digital data (8 bits)	Α	Р			
First	S6——►S0	R/W		C7——►C0		D7—	▶ D0		Last
S	Slave address (7 bits)	0	Α	Channel selection (8 bits)	Α	Digit	al data (8 bits)	Α	Р
	: Sent from master device : Sent from MB88141A (slave device)								

: "Stop" condition

(2) Slave Address Comparison (7 bits)

: "Start" condition

Slave address comparison is the same as for D/A converter (12-channel) operation (see "1. (2) "Slave Address Comparison"), with the exception that the CS2 setting determines the number of D/A converter channels and the number of I/O expander bits.

A : "Acknowledge" output

CS2	D/A converter	I/O expander
0	4 channels (AO1 to AO4)	8 bits (D7 to D0)
1	8 channels (AO1 to AO8)	4 bits (D3 to D0)

When CS2 = "1" is selected, the upper 4 bits (D7 to D4) of write operations (I²C bus to parallel interface) are ignored, and the upper 4 bits of read operations (parallel interface to I²C bus) are output at "0" (low).

(3) R/W Selection (1 bit)

R/W	I/O expander operation	D/A converter operation		
0	I^2C bus input \rightarrow parallel data output	I ² C bus input → analog output		
1	Parallel data input $ ightarrow$ I ² C bus output			

(4) Channel Selection (8 bits)

C7	C6	C 5	C4	C3	C2	C1	C0	Channel select	
×	×	×	×	0	0	0	0	I/O expander operation	
×	×	×	×	0	0	0	1	AO1 selected	
1	ł	}	ł	ì	ì	1	1	l	
×	×	×	×	0	1	0	0	AO4 selected	
×	×	×	×	0	1	0	1	Don't care (AO5 selected)	
1	}	}	ì	1	ì	1	ì	ł	
×	×	×	×	1	0	0	0	Don't care (AO8 selected)	
×	×	×	×	1	0	0	1	Don't Care	
1	ł	}	ł	ì	ì	1	1	ì	
×	×	×	×	1	1	1	0	Don't Care	
×	×	×	×	1	1	1	1	I/O expander continuous operation	

^{():} When using D/A converter 8 channel, I/O expander 4 bit operation.

(5) D/A Data (8 bits)

Same as "1 (5) D/A Data (8 bits)".

(6) I/O Expander Continuous Operation

 I^2C bus input \rightarrow parallel data output

S	Slave address	0	Α	X X X X1 1 1 1	Α	Digital data	Α		Digital data	Α	Р
Note:	Note: In continuous operation, operation continues until start and stop conditions are acknowledged.										


Parallel data input → I²C bus output

S Slave address 1 A Digital data A Digital data A Digital data A P	 га	ialiei uala ili	put –	1-C D	us output						
			1	Α	Digital data	Α	Digital data	Α	 Digital data	Α	Р

	: Sent from master device		: Sent from MB88141A (slave device)		
S	: "Start" condition	Р	: "Stop" condition	Α	: "Acknowledge" output

^{× :} Don't Care


■ TIMING DIAGRAM (I²C BUS SPECIFICATIONS)



Note:

- The SDA input acknowledge response (ACK) is an output signal from the MB88141A.
- The D0-D7 input and output timing represent the timing of switching to write and read operations respectively.
 Also, D0-D7 input remains in HiZ state between the end of a read operation and the acknowledgment of the next I/O write signal.

■ ANALOG OUTPUT VOLTAGE RANGE



■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Conditions	Rat	Unit	
raidilletei	Syllibol	Conditions	Min.	Max.	Oilit
	Vcc		-0.3	+7.0 *	V
Supply voltage	V_{DD})	-0.3	+7.0 *	V
	Vss	With reference to GND, at Ta = +25 °C	-0.3	+7.0 *	V
Input voltage	Vin		-0.3	Vcc + 0.3	V
Output voltage	Vоит		-0.3	Vcc + 0.3	V
Power consumption	P _D	_		250	mW
Operating temperature	Та	_	-20	+85	°C
Storage temperature	Tstg	_	-55	+120	°C

^{*:} $V_{CC} \ge V_{DD1} \ge V_{SS1}$, $V_{CC} \ge V_{DD2} \ge V_{SS2}$

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Conditions		Value		Unit
Farameter	Syllibol	Conditions	Min.	Тур.	Max.	Oiiit
Supply voltage 1	Vcc	_	4.50	5.00	5.50	V
Supply voltage 1	GND	_	_	0	_	V
Supply voltage 2	V _{DD1}	Vcc ≥ Vdd1 > Vss1	2.00	_	Vcc	V
Supply voltage 2	Vss1	V _{DD1} - V _{SS1} ≥ 2.0 V	0.00	_	3.50	V
Supply voltage 3	V _{DD2}	Vcc ≥ Vdd2 > Vss2	2.00	_	Vcc	V
Supply voltage 3	Vss2	V _{DD2} - V _{SS2} ≥ 2.0 V	0.00	_	3.50	V
Analog output current	I _{AL}	Source current	0	_	1.00	mA
Analog output current	І ан	Sink current	0	_	1.00	mA
Oscillator limit output capacitance	Col	_	_	_	1.00	μF
Digital data setting range	_	_	#00	_	#FF	_
Operating temperature	Та	_	-20	_	+85	°C

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(1) Digital Circuits

(VCC = +5 V \pm 10%, GND = 0 V, Ta = -20 °C to +85 °C)

Parameter	Symbol	Pin name	Conditions		Value		Unit
Parameter	Symbol	Pili liallie	Conditions	Min.	Тур.	Max.	Offic
Supply voltage	Vcc		_	4.50	5.00	5.50	V
Supply current	Icc	VCC	SCL = 400 kHz, no load	_	1.00	3.70	mA
Input leak current	lilk	SDA, SCL	V _{IN} = 0 to V _{CC}	-10	_	+10	μΑ
"L" level input voltage	VIL	CS0, CS1 CS2, MOD	_	0	_	0.30 Vcc	V
"H" level input voltage	ViH	D0 to D7		0.70 Vcc	_	Vcc	V
Input hysteresis width	VHYS	SDA, SCL	_	0.05 Vcc	_	_	V
"H" level output voltage	Vон	D0 to D7	Іон = -400 μА	Vcc - 0.4	_	_	V
	V _{OL1}	וט וט טו	IoL = 2.5 mA	_	_	0.40	V
"L" level output voltage	V _{OL2}	SDA	IoL = 3.0 mA	_		0.40	V
	Vol3	SDK	IoL = 6.0 mA		_	0.60	V

(2) Analog Circuits 1

(VCC = +5 V \pm 10%, GND = 0 V, Ta = -20 °C to +85 °C)


Parameter	Symbol	Pin name	Conditions		Unit		
raiailletei	Syllibol	Filitiallie	Conditions	Min.	Тур.	Max.	Onit
Current consumption	loo	VDD1, VDD2	No load IDD = IDD1 + IDD2	_	1.20	2.50	mA
	V _{DD}	VDD2	V _{DD1} – V _{SS1} ≥ 2.0 V	2.0	_	Vcc	
Analog voltage	Vss	VSS1, VSS2	$V_{DD2} - V_{SS1} \ge 2.0 \text{ V}$ $V_{DD2} - V_{SS2} \ge 2.0 \text{ V}$	GND	_	3.5	V
Resolution	Res				8		bit
Monotonic increase Rem		AO1 to	No load	_	8	_	bit
Non-linearity error	LE	AO12	$V_{DD1}, V_{DD2} \le V_{CC} - 0.1 \text{ V} \cdot V_{SS1}, V_{SS2} \ge 0.1 \text{ V}$	-1.5	_	+1.5	LSB
Differential linearity error	DLE			-1.0	—	+1.0	LSB

Non-linearity error :

Error in the input/output curve with respect to a straight line connecting output voltage at "00" and output voltage at "FF" levels.

Differential linearity error:

Deviation from ideal voltage with respect to a 1-bit increase in digital value.



Note: V_{AOH} and V_{DD} , as well as V_{AOL} and V_{SS} are not necessarily the same values.

(3) Analog Circuits 2


(VCC = VDD1 = VDD2 = +5 V, GND = VSS1 = VSS2 = 0 V, Ta =
$$-20$$
 °C to +85 °C)

Parameter	Cumbal	Din nome	Cond	itions			Unit	
Parameter	Symbol	Pin name	Cona	ILIONS	Min.	Тур.	Max.	Onit
Output minimum voltage 1	V _{AOL1}		$I_{AL} = 0 \mu A$		Vss	_	Vss + 0.1	V
Output minimum voltage 2	V _{AOL2}		$I_{AL} = 500 \ \mu A$		Vss - 0.2	Vss	Vss + 0.2	V
Output minimum voltage 3	V _{AOL3}		I _{AH} = 500 μA	Digital data "00"	Vss	_	Vss + 0.2	V
Output minimum voltage 4	V _{AOL4}		I _{AL} = 1.0 mA		Vss - 0.3	Vss	Vss + 0.3	V
Output minimum voltage 5	V _{AOL5}	AO1	I _{AH} = 1.0 mA		Vss	_	Vss + 0.3	V
Output maximum voltage1	V _{AOH1}	to AO12	$I_{AL} = 0 \mu A$	Digital data "FF"	V _{DD} – 0.1	_	V _{DD}	V
Output maximum voltage2	V _{AOH2}		$I_{AL} = 500 \ \mu A$		V _{DD} - 0.2	_	V _{DD}	V
Output maximum voltage3	V _{AOH3}		$I_{AH} = 500 \ \mu A$		V _{DD} - 0.2	V_{DD}	V _{DD} + 0.2	V
Output maximum voltage4	V _{AOH4}		I _{AL} = 1.0 mA		V _{DD} - 0.3	_	V _{DD}	V
Output maximum voltage5	V _{AOH5}		I _{AH} = 1.0 mA		V _{DD} - 0.3	V _{DD}	$V_{DD} + 0.3$	V


2. AC Characteristics

				_		V	alue		
	Parameter		Symbol	Con- dition	Standa	rd mode	High-spee	d mode	Unit
				dition	Min.	Max.	Min.	Max.	
SCL clock frequency		fscL	_	0	100	0	400	kHz	
Bus free til and "start"		"stop" condition	t BUF	_	4.7	_	1.3	_	
Hold time (resend) "start" condition. The first clock pulse is generated after this interval.		thd; STA	_	4.0	_	0.6	_		
SCL clock low hold time		nold time		_	4.7	_	1.3	_	μs
SCL clock	high hold tii	me	t HIGH	_	4.0	_	0.6	_	
Resend "s	tart" condition	on setup time	t su;sta	_	4.7	_	0.6	_	
Data hold time		thd; dat	_	0	_	0	0.9		
Data setup	time		tsu; dat	_	250	_	100	_	
SDA and SCL signal fa		all time	t R	_		1000	20 + 0.1 Cb	300	ns
SDA and S	SCL signal r	ise time	t⊧	_	_	300	20 + 0.1 Cb	300	
"Stop" con	dition setup	time	t su ; sто	_	4.0	_	0.6	_	μs
Pulse widtl filter	Pulse width of spike supprefilter		t sp	_	_	_	0	50	
	time when	Sink current 3mA		_	_	250	20 + 0.1 Cb	250	ns
bus capacitance is between 10 pF and 400 pF		Sink current 6mA	t of		_	_	20 + 0.1 Cb	250	
I ² C bus line	e capacitan	ce load	Cb	_	_	400	_	400	pF
D/A	Analog out	put settling time	t dl ; ao	*1	_	100		100	μs
	Digital outp	out delay time	tdl;do	*2	_	300	_	300	
I/O	Input open	time	t _{DZ} ; DI	*3	200	_	200	_	ns
expander	Digital inpu	ut setup time	tsu; DI	_	250	_	100	_	1
	Digital inpu	ut hold time	thd; DI	_	0.9	_	0.9	_	μs

*1: Load condition 1




*2: Load condition 2



^{*3 :} The I/O expander input open time value applies to a read operation following an I/O write operation, or to an I/O write operation following a read operation.


• Input/Output Timing




■ ORDERING INFORMATION

Part number	Package	Remarks
MB88141AP	24-pin plastic DIP (DIP-24P-M02)	
MB88141APF	24-pin plastic SOP (FPT-24P-M01)	
MB88141APFV	24-pin plastic SSOP (FPT-24P-M03)	


■ PACKAGE DIMENSIONS



(Continued)



20



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED Corporate Global Business Support Division Electronic Devices Shinjuku Dai-Ichi Seimei Bldg. 7-1, Nishishinjuku 2-chome, Shinjuku-ku,

Tokyo 163-0721, Japan Tel: +81-3-5322-3347 Fax: +81-3-5322-3386

http://edevice.fujitsu.com/

North and South America

FUJITSU MICROELECTRONICS, INC. 3545 North First Street, San Jose, CA 95134-1804, U.S.A.

Tel: +1-408-922-9000 Fax: +1-408-922-9179

Customer Response Center Mon. - Fri.: 7 am - 5 pm (PST)

Tel: +1-800-866-8608 Fax: +1-408-922-9179

http://www.fujitsumicro.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH

Am Siebenstein 6-10,

D-63303 Dreieich-Buchschlag,

Germany

Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://www.fujitsu-fme.com/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. #05-08, 151 Lorong Chuan, New Tech Park,

Singapore 556741 Tel: +65-281-0770 Fax: +65-281-0220

http://www.fmap.com.sg/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 1702 KOSMO TOWER, 1002 Daechi-Dong, Kangnam-Gu, Seoul 135-280

Korea

Tel: +82-2-3484-7100 Fax: +82-2-3484-7111

F0101

© FUJITSU LIMITED Printed in Japan

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document are presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

The contents of this document may not be reproduced or copied without the permission of FUJITSU LIMITED.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipments, industrial, communications, and measurement equipments, personal or household devices, etc.).

CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.