# MEMORY Mobile FCRAM<sup>TM</sup> cmos

# **16 Mbit (1 M word × 16 bit)** Mobile Phone Application Specific Memory

# MB82D01181E-60L

# DESCRIPTION

MB82D01181E is a Fast Cycle Random Access Memory (FCRAM) with asynchronous Static Random Access Memory (SRAM) interface containing 16,777,216 storages accessible in a 16-bit format. MB82D01181E is suited for mobile applications such as Cellular Handset and PDA.

Note: FCRAM is a trademark of Fujitsu Limited, Japan.

#### FEATURES

- Asynchronous SRAM Interface
- 1 M word × 16 bit Organization
- Low-voltage Operating Conditions : V<sub>DD</sub> = 2.3 V to 3.5 V
- Wide Operating Temperature  $: T_A = 0 \circ C \text{ to } + 70 \circ C$
- Read/Write Cycle Time
- Fast Random Access Time
- Active current
- · Standby current
- Power down current
- Byte Control
- Shipping Form

:  $I_{DDs1} = 100 \ \mu A \ Max \ (V_{DD} \le 3.1 \ V)$ 

:  $t_{RC} = t_{WC} = 70$  ns Min

:  $t_{AA} = t_{CE} = 60$  ns Max


 $: I_{DDA1} = 20 \text{ mA Max}$ 

: IDDP =  $10 \mu A Max$ 

: Wafer/Chip, 48-pin plastic FBGA

FUJITSU


### ■ PIN ASSIGNMENT



### ■ PIN DESCRIPTION

Pin Name	Description
A19 to A0	Address Input
CE1	Chip Enable (Low Active)
CE2	Chip Enable (High Active)
WE	Write Enable (Low Active)
ŌĒ	Output Enable (Low Active)
LB	Lower Byte Control (Low Active)
UB	Upper Byte Control (Low Active)
DQ <sub>8</sub> to DQ <sub>1</sub>	Lower Byte Data Input/Output
DQ <sub>16</sub> to DQ <sub>9</sub>	Upper Byte Data Input/Output
Vdd	Power Supply
Vss	Ground
NC	No Connection

#### BLOCK DIAGRAM



#### ■ FUNCTION TRUTH TABLE

Mode	CE2	CE1	WE	ŌE	LB	UB	A19 to A0	DQ8 to DQ1	DQ16 to DQ9	DD	Data Retention
Standby (Deselect)		Н	Х	Х	Х	Х	Х	High-Z	High-Z	DDS	
Output Disable*1			Н	Н	Х	Х	*3	High-Z	High-Z		
No Read					Н	Н	Valid	High-Z	High-Z		
Read (Upper Byte)					Н	L	Valid	High-Z	Output Valid		
Read (Lower Byte)			Н	L	L	н	Valid	Output Valid	High-Z		
Read (Word)	н	L			L	L	Valid	Output Valid	Output Valid	Idda	Yes
No Write					Н	Н	Valid	Invalid	Invalid		
Write (Upper Byte)					Н	L	Valid	Invalid	Input Valid		
Write (Lower Byte)			L	Н	L	Н	Valid	Input Valid	Invalid		
Write (Word)					L	L	Valid	Input Valid	Input Valid		
Power Down *2	L	Х	Х	Х	Х	Х	Х	High-Z	High-Z	DDP	No

Note : L = V\_{IL}, H = V\_{IH}, X = either V\_{IL} or V\_{IH}, High-Z = High impedance

\*1 : Output disable mode should not be kept longer than 1  $\mu s.$ 

\*2 : Power down mode can be entered from standby state and all DQ pins are in High-Z state.

\*3 : Can be either  $V_{\text{IL}}$  or  $V_{\text{IH}}$  but must be valid before read or write.

#### ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rat	Unit	
Falanelei	Symbol	Min	Max	Unit
Supply Voltage *	Vdd	-0.5	+3.6	V
Input Voltage *	Vin	-0.5	+3.6	V
Output voltage *	Vout	-0.5	+3.6	V
Short Circuit Output Current	Іоит	-50	+50	mA
Storage Temperature	Тѕтс	-55	+125	٥C

\* : All voltages are referenced to Vss.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

#### RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Va	Value		
Farameter	Symbol	Min	Max	Unit	
	VDD (31)	3.1	3.5	V	
Supply Voltogo *1 *2	Vdd (27)	2.7	3.1	V	
Supply Voltage *1, *2	VDD (23)	2.3	2.7	V	
	Vss	0	0	V	
High Level Input Voltage *1, *2, *3	VIH (31)	$V_{DD}  imes 0.8$	V <sub>DD</sub> + 0.2 and ≤ 3.5	V	
	VIH (23, 27)	$V_{\text{DD}}  imes 0.8$	V <sub>DD</sub> + 0.2	V	
Low Level Input Voltage *1, *4	VIL	-0.3	$V_{\text{DD}}  imes 0.2$	V	
Ambient Temperature	TA	0	+70	°C	

\*1 : All voltages are referenced to Vss.

- \*2 : This device supports three voltage ranges, V<sub>DD (31)</sub>, V<sub>DD (27)</sub>, and V<sub>DD (23)</sub> on identical device. V<sub>DD</sub> range is divided into three ranges on the table due to V<sub>IH</sub> varied according to V<sub>DD</sub> supply voltage.
- \*3 : Overshoot spec. (VIH (Max) = VDD + 1.0 V, pulse width  $\leq 5.0 ns$ )
- \*4 : Undershoot spec. (VIL (Min) = -1.0 V, pulse width  $\leq 5.0$  ns)
- WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

#### ■ PIN CAPACITANCE

 $(f = 1.0 \text{ MHz}, T_A = +25 \circ C)$ 

Parameter	Symbol Conditions			Unit		
Farameter		Min	Тур	Max	Unit	
Address Input Capacitance	CIN1	$V_{IN} = 0 V$	—	—	5	pF
Control Input Capacitance	CIN2	$V_{IN} = 0 V$	—	—	5	pF
Data Input/Output Capacitance	Сю	V10 = 0 V	—	—	8	pF

## ■ DC CHARACTERISTICS

Demonstran	O wash of	Conditions	Conditions		lue	11
Parameter	Symbol	Conditions			Max	- Unit
Input Leakage Current	Iц	$V_{\text{SS}} \leq V_{\text{IN}} \leq V_{\text{DD}}$		-1.0	+1.0	μA
Output Leakage Current	Ilo	Vss ≤ Vouт ≤ Vdd, Output Di	sable	-1.0	+1.0	μΑ
	V0H(31)	$V_{DD} = V_{DD(31)}$ Min, Ioh = -0.5	mA	2.5	—	V
Output High Voltage Level	V0H(27)	$V_{DD} = V_{DD(27)}$ Min, Iон = -0.5	mA	2.2		V
	V0H(23)	$V_{DD} = V_{DD(23)}$ Min, Ioh = -0.5	mA	1.8		V
Output Low Voltage Level	Vol	lo∟ = 1 mA		_	0.4	V
VDD Power Down Current	IDDP				10	μA
					2.0	
	Idds	$\frac{V_{DD} = V_{DD(27, 23)} \text{ Max}, V_{IN} = V}{\overline{CE}1 = CE2 = V_{IH}}$	$\frac{V_{\text{DD}} = V_{\text{DD}(27, 23)} \text{ Max, } V_{\text{IN}} = V_{\text{IH}} \text{ or } V_{\text{IL}},}{\overline{\text{CE}} 1 = \text{CE} 2 = V_{\text{IH}}}$		1.0	- mA
VDD Standby Current		$ \begin{array}{l} V_{\text{DD}} = V_{\text{DD}(31)} \text{ Max,} \\ \hline V_{\text{IN}} \leq 0.2 \text{ V or } V_{\text{IN}} \geq V_{\text{DD}} - 0. \\ \hline \overline{\text{CE1}} = \text{CE2} \geq V_{\text{DD}} - 0.2 \text{ V} \end{array} $	$V_{\text{IN}} \leq 0.2 \text{ V or } V_{\text{IN}} \geq V_{\text{DD}} - 0.2 \text{ V},$		150	
	IDDS1	$\begin{split} &V_{\text{DD}} = V_{\text{DD}(27, \ 23)} \text{ Max}, \\ &V_{\text{IN}} \leq 0.2 \text{ V or } V_{\text{IN}} \geq V_{\text{DD}} - 0.2 \text{ V}, \\ &\overline{\text{CE1}} = \text{CE2} \geq V_{\text{DD}} - 0.2 \text{ V} \end{split}$			100	μΑ
Vod Active Current	lee	$V_{DD} = V_{DD} Max,$ $V_{IN} = V_{IH} \text{ or } V_{IL},$	$t_{RC}$ / $t_{WC}$ = Min		20	~^^
	DDA1	$\overline{CE1} = V_{IL}$ and $CE2 = V_{IH}$ , lout = 0 mA	$t_{RC}$ / $t_{WC}$ = 1 $\mu$ s		3.0	- mA

Notes: • All voltages are referenced to Vss.

• DC Characteristics are measured after following POWER-UP timing.

• IOUT depends on the output load conditions.

# ■ AC CHARACTERISTICS

#### (1) Read Operation

Baramatar	Symbol	Va	alue	Unit	Notes
Parameter	Symbol	Min	Max		Notes
Read Cycle Time	trc	70	1000	ns	*1, *2
CE1 Access Time	tce		60	ns	*3
OE Access Time	toe		40	ns	*3
Address Access Time	taa		60	ns	*3, *5
LB, UB Access Time	tва		30	ns	*3
Output Data Hold Time	tон	5		ns	*3
CE1 Low to Output Low-Z	tcLz	5		ns	*4
OE Low to Output Low-Z	toLz	0		ns	*4
LB, UB Low to Output Low-Z	tBLZ	0		ns	*4
CE1 High to Output High-Z	tснz		20	ns	*3
OE High to Output High-Z	tонz		20	ns	*3
LB, UB High to Output Low-Z	tвнz		20	ns	*3
Address Setup Time to CE1 Low	tasc	-5		ns	
Address Setup Time to OE Low	taso	10		ns	
Address Invalid Time	tax		10	ns	*5
Address Hold Time from $\overline{CE}1$ High	tснан	-5		ns	*6
Address Hold Time from OE High	tонан	-5		ns	
$\overline{\text{WE}}$ High to $\overline{\text{OE}}$ Low Time for Read	twнoL	10	1000	ns	*7
CE1 High Pulse Width	tcp	10		ns	1

\*1 : Maximum value is applicable if  $\overline{CE1}$  is kept at Low without any address change.

\*2 : Address should not be changed within minimum  $t_{\text{RC.}}$ 

\*3 : The output load 50 pF with 50  $\Omega$  termination to V\_DD  $\times$  0.5 V.

- \*4 : The output load 5 pF without any other load.
- \*5 : Applicable when  $\overline{CE1}$  is kept at Low.
- \*6 : tRC (Min) must be satisfied.
- \*7 : If the actual value of twhol is shorter than specified minimum value, the actual tak of following Read may become longer by the amount of subtracting actual value from specified minimum value.

#### (2) Write Operation

Parameter	Symbol	Value		l Init	Notes
Farameter	Symbol		Max	- Unit	Notes
Write Cycle Time	twc	70	1000	ns	*1, *2
Address Setup Time	tas	0		ns	*2
CE1 Write Pulse Width	tcw	45		ns	*3
WE Write Pulse Width	twp	45		ns	*3
LB, UB Write Pulse Width	tвw	45		ns	*3
LB, UB Byte Mask Setup Time	tвs	-5	_	ns	*4
LB, UB Byte Mask Hold Time	tвн	-5	_	ns	*5
Write Recovery Time	twr	0		ns	*6
CE1 High Pulse Width	tcp	10		ns	
WE High Pulse Width	twнp	10	1000	ns	
LB, UB High Pulse Width	tвнр	10	1000	ns	
Data Setup Time	tos	15		ns	
Data Hold Time	tон	0		ns	
OE High to Address Setup Time for Write	toes	0	—	ns	*8
OE High to CE1 Low Setup Time for Write	tohcl	-5	—	ns	*7
LB and UB Write Pulse Overlap	tвwo	30		ns	

\*1 : Maximum value is applicable if  $\overline{CE1}$  is kept at Low without any address change.

- \*2 : Minimum value must be equal or greater than the sum of write pulse width (tcw, twp or tbw) and write recovery time (twp).
- \*3 : Write pulse width is defined from High to Low transition of CE1, WE, LB or UB, whichever occurs last.
- \*4 : Applicable for byte mask only. Byte mask setup time is defined to the High to Low transition of CE1 or WE whichever occurs last.
- \*5 : Applicable for byte mask only. Byte mask hold time is defined from the Low to High transition of CE1 or WE whichever occurs first.
- \*6 : Write recovery time is defined from Low to High transition of  $\overline{CE1}$ ,  $\overline{WE}$ ,  $\overline{LB}$  or  $\overline{UB}$ , whichever occurs first.
- \*7 : If  $\overline{OE}$  is Low after minimum toHCL, read cycle is initiated. In other words,  $\overline{OE}$  must be brought to High within 5 ns after  $\overline{CE1}$  is brought to Low.
- \*8 : If OE is Low after new address input, read cycle is initiated. In other words, OE must be brought to High at the same time or before new address valid.

Note : AC Characteristics are measured after following POWER-UP timing.

#### (3) Power Down Parameters

Parameter	Symbol	Va	lue	Unit	Note
r ai airictei	Symbol	Min	Max	Onit	Note
CE2 Low Setup Time for Power Down Entry	<b>t</b> csp	10		ns	
CE2 Low Hold Time after Power Down Entry	t <sub>C2LP</sub>	80		ns	
CE1 High Hold Time following CE2 High after Power Down Exit	tснн	300	_	μs	*
CE1 High Setup Time following CE2 High after Power Down Exit	tснs	0		ns	

\* : Applicable also to power-up.

#### (4) Other Timing Parameters

Parameter	Symbol	Va	Unit	Note	
	Symbol	Min	Max	Onit	NOLE
$\overline{CE}$ 1 High to $\overline{OE}$ Invalid Time for Standby Entry	<b>t</b> снох	10		ns	
CE1 High to WE Invalid Time for Standby Entry	<b>t</b> cнwx	10	—	ns	*1
CE2 Low Hold Time after Power-up	tc2LH	50	—	μs	
CE1 High Hold Time following CE2 High after Power-up	tснн	300	—	μs	
Input Transition Time	t⊤	1	25	ns	*2


\*1: Some data might be written into any address location if tchwx (Min) is not satisfied.

\*2: The Input Transition Time (t<sub>T</sub>) at AC testing is 5 ns as shown in below. If actual t<sub>T</sub> is longer than 5 ns, it may violate AC specifications of some timing parameters.

#### (5) AC Test Conditions


Parameter	Symbol	Conditions	Measured Value	Unit	Note
Input High Level	VIH	—	$V_{\text{DD}} \times 0.8$	V	
Input Low level	VIL		$V_{\text{DD}} \times 0.2$	V	
Input Timing Measurement Level	Vref		$V_{\text{DD}} \times 0.5$	V	
Input Transition Time	t⊤	Between Vi∟ and Viн	5	ns	

#### (6) AC Measurement Output Load Circuit





■ TIMING DIAGRAM

#### 1. READ Timing 1 (Basic Timing)




### 2. READ Timing 2 (OE & Address Access)







## 4. WRITE Timing 1 (Basic Timing)




# 5. WRITE Timing 2 (WE Control)




#### 6. WRITE Timing 3-1 (WE, LB, UB Byte Write Control)






#### 7. WRITE Timing 3-2 (WE, LB, UB Byte Write Control)


8. WRITE Timing 3-3 (WE, LB, UB Byte Write Control)






## 9. WRITE Timing 3-4 (WE, LB, UB Byte Write Control)


#### 10. READ/WRITE Timing 1-1 (CE1 Control)







# 11. READ/WRITE Timing 1-2 (CE1, WE, OE Control)


### 12. READ/WRITE Timing 2 (OE, WE Control)









#### 14. POWER-UP Timing 1




#### 15. POWER-UP Timing 2



16. POWER DOWN Entry and Exit Timing



#### 17. Standby Entry Timing after Read or Write




#### BONDING PAD INFORMATION


Please contact local FUJITSU representative for pad layout and pad coordinate information.

## ORDERING INFORMATION

Part No.	Shipping Form/Package	Remarks
MB82D01181E-60LWT	Wafer	
MB82D01181E-60LPBN	48-pin plastic FBGA (BGA-48P-M18)	SRAM compatible FBGA package $t_{CE} = 60 \text{ ns Max}$

### PACKAGE DIMENSION





# FUJITSU LIMITED

#### All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

Edited Business Promotion Dept.