NEC

COMPOUND FIELD EFFECT POWER TRANSISTOR

Phase-out/Discontinued

μPA1556

N-CHANNEL POWER MOS FET ARRAY
SWITCHING TYPE

DESCRIPTION

The μPA1556 is N-channel Power MOS FET Array that built in 4 circuits designed for solenoid, motor and lamp driver.

FEATURES

- 4 V driving is possible
- Large Current and Low On-state Resistance
  $I_{D(pulse)}$ = ±20 A
  $R_{DS(on)}$ = 0.20 Ω TYP. (V_{GS} = 10 V)
  $R_{DS(on)}$ = 0.25 Ω TYP. (V_{GS} = 4 V)
- 2.54 mm Pitch (0.1 inch)

ORDERING INFORMATION

Part Number	Package	Quality Grade
μPA1556H	10 Pin SIP	Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

ABSOLUTE MAXIMUM RATINGS (T_a = 25 °C)

Drain to Source Voltage	V_{DSS}	100	V
Gate to Source Voltage	V_{GSS}	±20	V
Drain Current (DC)	$I_{D(DC)}$	±5.0	A/unit
Drain Current (pulse)	$I_{D(pulse)}$	±20	A/unit
Total Power Dissipation (4 circuits)			
<T_c = 25 °C>	P_{T1}	28	W
Total Power Dissipation (4 circuits)			
<T_a = 25 °C>	P_{T2}	3.5	W
Storage Temperature	T_{stg}	−55 to +150	°C
Junction Temperature	T_j	150	°C

PW ≦ 300 μs, Duty Cycle ≦ 10 %

PACKAGE DIMENSION
(in millimeters)



ELECTRODE CONNECTION

2, 4, 6, 8	GATE
3, 5, 7, 9	DRAIN
1, 10	SOURCE

PIN CONNECTION





Document No. IC-3347
Date Published January 1994 M
Printed in Japan

ELECTRICAL CHARACTERISTICS (T_a = 25 °C)

CHARACTERISTICS	SYMBOL	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
Drain Leakage Current	I_{DSS}			10	μA	V_{DS} = 100 V, V_{GS} = 0
Gate to Source Leakage Current	I_{GSS}			±100	nA	V_{GS} = ±20 V, V_{DS} = 0
Gate to Source Cutoff Voltage	$V_{GS(off)}$	1.0		2.5	V	V_{DS} = 10 V, I_D = 1 mA
Forward Transfer Admittance	$\|y_{fs}\|$	4.0			S	V_{DS} = 10 V, I_D = 3 A
Drain to Source On-state Resistance	$R_{DS(on)1}$		0.2	0.45	Ω	V_{GS} = 10 V, I_D = 5 A
Drain to Source On-state Resistance	$R_{DS(on)2}$		0.25	0.5	Ω	V_{GS} = 4 V, I_D = 5 A
Input Capacitance	C_{iss}		900		pF	V_{DS} = 10 V V_{GS} = 0 f = 1.0 MHz
Output Capacitance	C_{oss}		250		pF	
Reverse Transfer Capacitance	C_{rss}		50		pF	
Turn-On Delay Time	$t_{d(on)}$		10		ns	I_D = 3 A V_{GS} = 10 V V_{CC} = 50 V R_L = 17 Ω R_{in} = 10 Ω See Fig. 1
Rise Time	t_r		40		ns	
Turn-Off Delay Time	$t_{d(off)}$		110		ns	
Fall Time	t_f		30		ns	

Fig. 1 Switching Time Test Circuit



Phase-out/Discontinued

TYPICAL CHARACTERISTICS (T_a = 25 °C)

TOTAL POWER DISSIPATION vs. AMBIENT TEMPERATURE



TOTAL POWER DISSIPATION vs. CASE TEMPERATURE



DERATING CURVE OF SAFE OPERATING AREA



FORWARD BIAS SAFE OPERATING AREA



DRAIN CURRENT vs. DRAIN TO SOURCE VOLTAGE



FORWARD TRANSFER ADMITTANCE vs. DRAIN CURRENT



SOURCE TO DRAIN DIODE FORWARD VOLTAGE



CAPACITANCE vs. DRAIN TO SOURCE VOLTAGE



DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE



DRAIN TO SOURCE ON-STATE RESISTANCE vs. CHANNEL TEMPERATURE



DRAIN TO SOURCE ON-STATE RESISTANCE vs. DRAIN CURRENT



TRANSFER CHARACTERISTICS



GATE TO SOURCE CUTOFF VOLTAGE vs. CHANNEL TEMPERATURE



SWITCHING TIME vs. DRAIN CURRENT



Reference

Application note name	No.
Quality control of NEC semiconductors devices.	TEI-1202
Quality control guide of semiconductors devices.	MEI-1202
Assembly manual of semiconductors devices.	IEI-1207
Safe operating area of Power MOS FET	TEA-1034
Appication circuit using Power MOS FET	TEA-1035

[MEMO]

M4 92.6