

# MOS FIELD EFFECT TRANSISTOR $\mu$ PA1801

# N-CHANNEL MOS FIELD EFFECT TRANSISTOR FOR SWITCHING

#### **DESCRIPTION**

The  $\mu$ PA1801 is a switching device which can be driven directly by a 2.5-V power source.

The  $\mu$ PA1801 features a low on-state resistance and excellent switching characteristics, and is suitable for applications such as power switch of portable machine and so on.

### **FEATURES**

- Can be driven by a 2.5-V power source
- · Low on-state resistance

RDS(on)1 = 24 m $\Omega$  MAX. (VGS = 4.5 V, ID = 3.0 A)


 $R_{\text{DS(on)2}}$  = 25 m $\Omega$  MAX. (Vgs = 4.0 V, Ip = 3.0 A)


RDS(on)3 = 34 m $\Omega$  MAX. (VGS = 2.5 V, ID = 3.0 A)

#### ORDERING INFORMATION

PART NUMBER	PACKAGE
μPA1801GR-9JG	Power TSSOP8

## PACKAGE DRAWING (Unit: mm)






## ABSOLUTE MAXIMUM RATINGS (TA = 25°C)

Drain to Source Voltage	VDSS	20	V	
Gate to Source Voltage	Vgss	±8.0	V	
Drain Current (DC)	ID(DC)	±6.0	Α	
Drain Current (pulse) Note1	D(pulse)	±24	Α	
Total Power Dissipation Note2	Рт	2.0	W	
Channel Temperature	Tch	150	°C	
Storage Temperature	Tstg	-55 to +150	°C	
	Gate to Source Voltage Drain Current (DC) Drain Current (pulse) Note1 Total Power Dissipation Note2 Channel Temperature	Gate to Source Voltage  Drain Current (DC)  Drain Current (pulse)  Total Power Dissipation  Note2  PT  Channel Temperature  VGSS  ID(DC)  ID(pulse)  Total  Total	Gate to Source Voltage  Drain Current (DC)  Drain Current (pulse)  Note1  Total Power Dissipation  Note2  Channel Temperature  VGSS  ±8.0  LD(DC)  ±6.0  LD(pulse)  ±24  Total Power Dissipation  Total  Total  Total	Gate to Source Voltage  VGSS ±8.0 V  Drain Current (DC)  Drain Current (pulse) Note1  Total Power Dissipation Note2  Channel Temperature  VGSS ±8.0 V  Ed.0 A  ID(DC) ±6.0 A  ID(pulse) ±24 A  Total Power Dissipation Note2  PT 2.0 W  Channel Temperature  Tch 150 °C

# **EQUIVALENT CIRCUIT**



- **Notes 1.** PW  $\leq$  10  $\mu$ s, Duty Cycle  $\leq$  1 %
  - 2. Mounted on ceramic substrate of 5000 mm<sup>2</sup> x 1.1 mm

## Remark

The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.


Document No. Date Published Printed in Japan D12135EJ1V0DS00 (1st edition) January 2000 NS CP(K) The mark ★ shows major revised points.


© NEC Corporation 1996, 2000

# ELECTRICAL CHARACTERISTICS (T<sub>A</sub> = 25 °C)


CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Zero Gate Voltage Drain Current	Ipss	Vps = 20 V, Vgs = 0 V			10	μΑ
Gate Leakage Current	Igss	$V_{GS} = \pm 8.0  \text{V},  V_{DS} = 0  \text{V}$			±10	μΑ
Gate Cut-off Voltage	V <sub>GS(off)</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 mA	0.5	0.7	1.5	V
Forward Transfer Admittance	yfs	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 3.0 A	1.0	13		S
Drain to Source On-state Resistance	RDS(on)1	Vgs = 4.5 V, ID = 3.0 A		16	24	mΩ
	RDS(on)2	Vgs = 4.0 V, ID = 3.0 A		16.5	25	mΩ
	RDS(on)3	Vgs = 2.5 V, ID = 3.0 A		21	34	mΩ
Input Capacitance	Ciss	V <sub>DS</sub> = 10 V		970		pF
Output Capacitance	Coss	Vgs = 0 V		700		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		320		pF
Turn-on Delay Time	t <sub>d(on)</sub>	V <sub>DD</sub> = 10 V		30		ns
Rise Time	<b>t</b> r	ID = 3.0 A		95		ns
Turn-off Delay Time	t <sub>d(off)</sub>	VGS(on) = 4.0 V		90		ns
Fall Time	tr	$R_G = 10 \Omega$		100		ns
Total Gate Charge	Q <sub>G</sub>	Vpp = 10 V		21		nC
Gate to Source Charge	Qgs	ID = 6.0 A		2		nC
Gate to Drain Charge	Q <sub>GD</sub>	Vgs = 4.0 V		9		nC
Diode Forward Voltage	V <sub>F(S-D)</sub>	IF = 6.0 A, VGS = 0 V		0.75		V
Reverse Recovery Time	trr	IF = 6.0 A, VGS = 0 V		95		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A/μS		97		nC

# **TEST CIRCUIT 1 SWITCHING TIME**







## **TEST CIRCUIT 2 GATE CHARGE**





## **★** TYPICAL CHARACTERISTICS (T<sub>A</sub> = 25 °C)








V<sub>DS</sub> - Drain to Source Voltage - V




































#### TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH



[MEMO]

**NEC**  $\mu$ PA1801

[MEMO]

- The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
- No part of this document may be copied or reproduced in any form or by any means without the prior written
  consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in
  this document.
- NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property
  rights of third parties by or arising from use of a device described herein or any other liability arising from use
  of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other
  intellectual property rights of NEC Corporation or others.
- Descriptions of circuits, software, and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these circuits,
  software, and information in the design of the customer's equipment shall be done under the full responsibility
  of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third
  parties arising from the use of these circuits, software, and information.
- While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
- NEC devices are classified into the following three quality grades:
  - "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
    - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
    - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
    - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

M7 98.8