

MOS FIELD EFFECT TRANSISTOR μ PA1793

SWITCHING N- AND P-CHANNEL POWER MOS FET

DESCRIPTION

The μ PA1793 is N- and P-Channel MOS Field Effect Transistors designed for Motor Drive application.


FEATURES

- Low on-state resistance N-Channel $R_{DS(on)1} = 69 \text{ m}\Omega \text{ MAX}$. (VGs = 4.5 V, ID = 1.5 A) $R_{DS(on)2} = 72 \text{ m}\Omega \text{ MAX}$. (VGs = 4.0 V, ID = 1.5 A) $R_{DS(on)3} = 107 \text{ m}\Omega \text{ MAX}$. (VGs = 2.5 V, ID = 1.0 A) P-Channel $R_{DS(on)1} = 115 \text{ m}\Omega \text{ MAX}$. (VGs = -4.5 V, ID = -1.5 A) $R_{DS(on)2} = 120 \text{ m}\Omega \text{ MAX}$. (VGs = -4.0 V, ID = -1.5 A) $R_{DS(on)2} = 120 \text{ m}\Omega \text{ MAX}$. (VGs = -2.5 V, ID = -1.0 A) • Low input capacitance
- Low input capacitance
- N-Channel C_{iss} = 160 pF TYP.


P-Channel C_{iss} = 370 pF TYP.

- Built-in G-S protection diode
- Small and surface mount package (Power SOP8)


ORDERING INFORMATION



PACKAGE DRAWING (Unit: mm)



EQUIVALENT CIRCUIT



Remark The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

ABSOLUTE MAXIMUM RATINGS (TA = 25°C, All terminals are connected.)

Parameter	Symbol	N-Channel	P-Channel	Unit
Drain to Source Voltage (V _{GS} = 0 V)	Vdss	20 –20		V
Gate to Source Voltage (V _{DS} = 0 V)	Vgss	± 12	∓ 12	V
Drain Current (DC)	D(DC)	± 3	∓ 3	А
Drain Current (pulse) ^{Note1}	D(pulse)	± 12	∓ 12	А
Total Power Dissipation (1 unit) Note2	Р⊤	1.7		W
Total Power Dissipation (2 units) Note2	Р⊤	2.0		W
Channel Temperature	Tch	150		°C
Storage Temperature	Tstg	–55 to +150		°C

Notes 1. PW \leq 10 μ s, Duty Cycle \leq 1%


2. Mounted on ceramic substrate of 5500 mm² \times 2.2 mm, T_A = 25°C


ELECTRICAL CHARACTERISTICS (TA = 25°C, All terminals are connected.)

A) N-Channel


Characteristice	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Zero Gate Voltage Drain Current	IDSS	Vds = 20 V, Vgs = 0 V			10	μA
Gate Leakage Current	lgss	$V_{GS} = \pm 12 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			±10	μA
Gate Cut-off Voltage	VGS(off)	Vds = 10 V, Id = 1 mA	0.5	1.0	1.5	V
Forward Transfer Admittance	y _{fs}	Vds = 10 V, Id =1.5 A	1.0			S
Drain to Source On-state Resistance	RDS(on)1	Vgs = 4.5 V, Id = 1.5 A		55	69	mΩ
	RDS(on)2	Vgs = 4.0 V, Id = 1.5 A		57	72	mΩ
	RDS(on)3	Vgs = 2.5 V, Id = 1.0 A		78	107	mΩ
Input Capacitance	Ciss	V _{DS} = 10 V		160		pF
Output Capacitance	Coss	Vgs = 0 V		60		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		40		pF
Turn-on Delay Time	td(on)	Vdd = 10 V, Id = 1.5 A		17		ns
Rise Time	tr	Vgs = 4.0 V		50		ns
Turn-off Delay Time	td(off)	R _G = 10 Ω		86		ns
Fall Time	tr			80		ns
Total Gate Charge	Q _G	Vdd = 16 V		3.1		nC
Gate to Source Charge	QGS	Vgs = 4.0 V		0.7		nC
Gate to Drain Charge	Qgd	ID = 3.0 A		1.4		nC
Body Diode Forward Voltage	VF(S-D)	IF = 3.0 A, VGS = 0 V		0.86		V
Reverse Recovery Time	trr	IF = 3 A, VGS = 0 V		70		ns
Reverse Recovery Charge	Qrr	di/dt = 50 A/µs		12		nC

TEST CIRCUIT 1 SWITCHING TIME






TEST CIRCUIT 2 GATE CHARGE




B) P-Channel


Characteristics	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Zero Gate Voltage Drain Current	IDSS	Vds = -20 V, Vgs = 0 V			-10	μA
Gate Leakage Current	lgss	$V_{GS} = \mp 12 \text{ V}, \text{ V}_{DS} = 0 \text{ V}$			∓ 10	μA
Gate Cut-off Voltage	V _{GS(off)}	$V_{DS} = -10 \text{ V}, \text{ I}_{D} = -1 \text{ mA}$	-0.5	-1.0	-1.5	V
Forward Transfer Admittance	y _{fs}	$V_{DS} = -10 \text{ V}, \text{ I}_{D} = -1.5 \text{ A}$	1.0			S
Drain to Source On-state Resistance	RDS(on)1	Vgs = −4.5 V, Id = −1.5 A		75	115	mΩ
	RDS(on)2	Vgs = −4.0 V, Id = −1.5 A		80	120	mΩ
	RDS(on)3	Vgs = −2.5 V, Id = −1.0 A		116	190	mΩ
Input Capacitance	Ciss	V _{DS} = -10 V		370		pF
Output Capacitance	Coss	Vgs = 0 V		110		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		40		pF
Turn-on Delay Time	td(on)	$V_{DD} = -10 \text{ V}, \text{ Id} = -1.5 \text{ A}$		120		ns
Rise Time	tr	Vgs = -4.0 V		260		ns
Turn-off Delay Time	td(off)	R _G = 10 Ω		410		ns
Fall Time	tr			360		ns
Total Gate Charge	QG	V _{DD} = -10 V		3.4		nC
Gate to Source Charge	QGS	Vgs = -4.0 V		1.3		nC
Gate to Drain Charge	Qgd	ID = -3.0 A		1.6		nC
Body Diode Forward Voltage	VF(S-D)	IF = 3.0 A, VGS = 0 V		0.86		V
Reverse Recovery Time	trr	IF = 3 A, VGS = 0 V		24		ns
Reverse Recovery Charge	Qrr	di/dt = 10 A/µs		1.5		nC

TEST CIRCUIT 1 SWITCHING TIME






TEST CIRCUIT 2 GATE CHARGE




TYPICAL CHARACTERISTICS (TA = 25°C)

A) N-Channel


NEC



VDS - Drain to Source Voltage - V




TRANSIENT THERMAL RESISTANCE vs. PULSE WIDTH




A) N-Channel


NEC


FORWARD TRANSFER CHARACTERISTICS




Vgs - Gate to Source Voltage - V












DRAIN CURRENT vs. DRAIN TO SOURCE VOLTAGE




DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE



GATE CUT-OFF VOLTAGE vs. CHANNEL TEMPERATURE




A) N-Channel




IF - Diode Forward Current - A


SOURCE TO DRAIN DIODE FORWARD VOLTAGE




SWITCHING CHARACTERISTICS





DYNAMIC INPUT/OUTPUT CHARACTERITICS




B) P-Channel











TOTAL POWER DISSIPATION vs. AMBIENT TEMPERATURE





B) P-Channel


FORWARD TRANSFER CHARACTERISTICS
















ID - Drain Current - A







DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE




GATE CUT-OFF VOLTAGE vs. CHANNEL TEMPERATURE






) P-Channel




IF - Diode Forward Current - A


SOURCE TO DRAIN DIODE FORWARD VOLTAGE







DYNAMIC INPUT/OUTPUT CHARACTERITICS



[MEMO]

- The information in this document is current as of September, 2002. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
 purposes in semiconductor product operation and application examples. The incorporation of these
 circuits, software and information in the design of customer's equipment shall be done under the full
 responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
 parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers
 agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize
 risks of damage to property or injury (including death) to persons arising from defects in NEC
 semiconductor products, customers must incorporate sufficient safety measures in their design, such as
 redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
 "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products
 developed based on a customer-designated "quality assurance program" for a specific application. The
 recommended applications of a semiconductor product depend on its quality grade, as indicated below.
 Customers must check the quality grade of each semiconductor product before using it in a particular
 application.
 - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

(1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
(2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).