



# MOS FIELD EFFECT TRANSISTOR

 $\mu$ PA1755

# **SWITCHING** N-CHANNEL POWER MOS FET **INDUSTRIAL USE**

#### DESCRIPTION

This product is Dual N-channel MOS Field Effect Transistor designed for DC/DC converters and power management applications of notebook computers.

#### **FEATURES**

- · Dual chip type
- · Low on-resistance


 $R_{DS(on)1} = 32 \text{ m}\Omega \text{ MAX}. \text{ (Vgs} = 10 \text{ V, ID} = 3.5 \text{ A)}$  $R_{DS(on)2} = 45 \text{ m}\Omega \text{ MAX.} \text{ (Vgs} = 4.5 \text{ V, Ip} = 3.5 \text{ A)}$ 

- Low input capacitance Ciss = 895 pF TYP.
- Built-in G-S protection diode
- Small and surface mount package (Power SOP8)

# ORDERING INFORMATION

PART NUMBER	PACKAGE
μPA1755G	Power SOP8

# PACKAGE DRAWING (Unit: mm)




# **EQUIVALENT CIRCUIT**

(1/2 Circuit)

# ABSOLUTE MAXIMUM RATINGS (TA = 25 °C, All terminals are connected.)

Drain to Source Voltage (Vss = 0)	Voss	30	V
Gate to Source Voltage (VDS = 0)	Vgss	±20	V
Drain Current (DC)	ID(DC)	±7.0	Α
Drain Current (pulse) Note1	I <sub>D(pulse)</sub>	±28	Α
Total Power Dissipation (1 unit) Note2	Рт	1.7	W
Total Power Dissipation (2 unit) Note2	PT	2.0	W
Channel Temperature	Tch	150	°C
Storage Temperature	T <sub>stg</sub>	-55 to + 150	°C



**Notes 1.** PW  $\leq$  10  $\mu$ s, Duty cycle  $\leq$  1 %

2.  $T_A = 25$  °C, Mounted on ceramic substrate of 2000 mm<sup>2</sup> x 1.1 mm

Remark The diode connected between the gate and source of the transistor serves as a protector against ESD. When this device actually used, an additional protection circuit is externally required if a voltage exceeding the rated voltage may be applied to this device.

> The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.
>
> Not all devices/types available in every country. Please check with local NEC representative for availability and additional information

Document No. Date Published Printed in Japan

G12715EJ2V0DS00 (2nd edition) May 2001 NS CP(K)

The mark ★ shows major revised points.

© NEC Corporation 1998




# ELECTRICAL CHARACTERISTICS (TA = 25 °C, All terminals are connected.)

CHARACTERISTICS	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Drain to Source On-state Resistance	RDS(on)1	Vgs = 10 V, Ib = 3.5 A		22	32	mΩ
	R <sub>DS(on)2</sub>	Vgs = 4.5 V, ID = 3.5 A		32	45	mΩ
Gate to Source Cut-off Voltage	V <sub>GS(off)</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 mA	1.5	2.0	2.5	V
Forward Transfer Admittance	yfs	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 3.5 A	4.0	8.0		S
Drain Leakage Current	IDSS	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0			10	μΑ
Gate to Source Leakage Current	Igss	Vgs = ±20 V, Vps = 0			±10	μΑ
Input Capacitance	Ciss	V <sub>DS</sub> = 10 V		895		pF
Output Capacitance	Coss	Vgs = 0		335		pF
Reverse Transfer Capacitance	Crss	f = 1 MHz		150		pF
Turn-on Delay Time	td(on)	ID = 3.5 A		16		ns
Rise Time	tr	V <sub>GS(on)</sub> = 10 V		130		ns
Turn-off Delay Time	t <sub>d(off)</sub>	V <sub>DD</sub> = 15 V		55		ns
Fall Time	tr	$R_G = 10 \Omega$		30		ns
Total Gate Charge	QG	ID = 7.0 A		19		nC
Gate to Source Charge	Qgs	V <sub>DD</sub> = 24 V		2.2		nC
Gate to Drain Charge	Q <sub>GD</sub>	Vgs = 10 V		5.4		nC
Body Diode forward Voltage	V <sub>F</sub> (S-D)	IF = 7.0 A, VGS = 0		0.8		V
Reverse Recovery Time	trr	IF = 7.0 A, VGS = 0		45		ns
Reverse Recovery Charge	Qrr	di/dt = 100 A/μs		62		nC

### **TEST CIRCUIT 1 SWITCHING TIME**


# 

# **TEST CIRCUIT 2 GATE CHARGE**







# TYPICAL CHARACTERISTICS (TA = 25 °C)




FORWARD TRANSFER ADMITTANCE vs.





DRAIN TO SOURCE ON-STATE RESISTANCE vs. DRAIN CURRENT





DRAIN TO SOURCE ON-STATE RESISTANCE vs. GATE TO SOURCE VOLTAGE





























# TOTAL POWER DISSIPATION vs. AMBIENT TEMPERATURE




## FORWARD BIAS SAFE OPERATING AREA



#### DRAIN CURRENT vs. DRAIN TO SOURCE VOLTAGE



#### FORWARD TRANSFER CHARACTERISTICS



V<sub>GS</sub>- Gate to Source Voltage - V

[MEMO]

[MEMO]

- The information in this document is current as of May, 2001. The information is subject to change
  without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data
  books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products
  and/or types are available in every country. Please check with an NEC sales representative for
  availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
- NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of
  third parties by or arising from the use of NEC semiconductor products listed in this document or any other
  liability arising from the use of such products. No license, express, implied or otherwise, is granted under any
  patents, copyrights or other intellectual property rights of NEC or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of customer's equipment shall be done under the full
  responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third
  parties arising from the use of these circuits, software and information.
- While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
- NEC semiconductor products are classified into the following three quality grades:
  - "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
  - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
  - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
  - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.

(Note)

- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).

M8F 00 4